©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
QFETTM
FQG4902
250V Dual N & P-Cha nnel MOSFET
General Description
These dual N and P-channel enhancement mode power
field effect transistors are produced using Fairchild’s
proprietary, planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for electronic lamp ballast based on half bridge.
Features
• N-Channel 0.54A, 250V, RDS(on) = 2.0 Ω @ VGS = 10 V
P-Channel -0.54A, -250V, RDS(on) = 2.0 Ω @ VGS = -10 V
• Low gate charge ( typical N-Channel 6.0 nC)
( typical P-Channel 12.0 nC)
• Fast switching
• Improved dv/dt capability
Absolute Maximum Ratings TA = 25°C unless otherwise noted
Thermal Characteristics
Symbol Parameter N-Channel P-Channel Units
VDSS Drain-Source Voltage 250 -250 V
IDDrain Current - Continuous (TA = 25°C) 0.54 -0.54 A
- Continuous (TA = 100°C) 0.34 -0.34 A
IDM Drain Curent - Pulsed (Note 1) 4.32 -4.32 A
VGSS Gate-Source Voltage ± 30 V
dv/dt Peak Diode Recovery dv/dt (Note 2) 5.5 -5.5 V/ns
PDPower Dissipation (TA = 25°C) 1.4 W
- Derate above 25°C 0.011 W/°C
TJ, TSTG Operating and Storage Temperature Range -55 to +150 °C
Symbol Parameter Typ Max Units
RθJA Thermal Resistance, Junction-to-Ambient (Note 5a) -- 90 °C/W
S1G1S2G2
D1D1D2D2
Pin #1
4
3
2
1
5
6
7
8
8-DIP
Rev. A1, April 2002
FQG4902
©2002 Fairchild Semiconductor Corporation
Electrical Characteristics TA = 25°C unless otherwise noted
Symbol Parameter Test C onditions Type Min Typ Max Unit s
Off Characteristics
BVDSS Drain-S ource Breakdown Voltage VGS = 0 V, ID = 250 µAN-Ch 250 -- -- V
VGS = 0 V, ID = -250 µAP-Ch -250 -- -- V
∆BVDSS
/ ∆TJ
Breakdown Voltage Temperature
Coefficient ID = 250 µA,
Referenced to 25°C N-Ch -- 0.24 -- V/°C
ID = -250 µA,
Referenced to 25°C P-Ch -- -0.2 -- V/°C
IDSS Zero Gate Voltage Drain Current VDS = 250 V, VGS = 0 V N-Ch -- -- 10 µA
VDS = 200 V, TA = 125°C -- -- 100 µA
VDS = -250 V, VGS = 0 V P-Ch -- -- -10 µA
VDS = -200 V, TA = 125°C -- -- -100 µA
IGSSF Gate-Body Leakage Current, Forward VGS = 30 V, VDS = 0 V All -- -- 100 nA
IGSSR Gate-Body Leakage Current, Reverse VGS = -30 V, VDS = 0 V All -- -- -100 nA
On Characteri st ics
VGS(th) Gate Threshold Voltage V DS = VGS, ID = 250 µAN-Ch 2.0 -- 4.0 V
VDS = VGS, ID = -250 µAP-Ch -2.0 -- -4.0 V
RDS(on) Static Drain-Source On-Resistance VGS = 10 V, ID = 0.27 A N-Ch -- 1.1 2.0 Ω
VGS = -10 V, ID = -0.27 A P-Ch -- 1.5 2.0 Ω
gFS Forward Transconductance VDS = 40 V, ID = 0.27 A N-Ch -- 1.3 -- S
VDS = -40 V, ID = -0.27 A P-Ch -- 1.1 -- S
Dynamic Characteristics
Ciss Input Capacitance N-Channel
VDS = 25 V, VGS = 0 V,
f = 1.0 MHz
P-Channel
VDS = -25 V, VGS = 0 V,
f = 1.0 MHz
N-Ch -- 195 250 pF
P-Ch -- 345 445 pF
Coss Output Capacitance N-Ch -- 40 55 pF
P-Ch -- 65 85 pF
Crss Reverse Transfer Capacitance N-Ch -- 7 9.5 pF
P-Ch -- 11 14.5 pF
Switching Characteristics
td(on) Turn-On Delay Time N-Channel
VDD = 125 V, ID = 0.54 A,
RG = 25 Ω
P-Channel
VDD = -125 V, ID = -0.54 A,
RG = 25 Ω
(Note 3,4)
N-Ch -- 5.5 20 ns
P-Ch -- 8.0 25 ns
trTurn-On Rise Time N-Ch -- 17 45 ns
P-Ch -- 19 50 ns
td(off) Turn-Off Dela y Time N-C h -- 29 70 ns
P-Ch -- 44 100 ns
tfTurn-Off Fall Time N-Ch -- 23 5 5 ns
P-Ch -- 33 75 ns
QgTotal Gate Charge N-Channel
VDS = 200 V, ID = 0.54 A,
VGS = 10 V
P-Channel
VDS = -200 V, ID = -0.54 A,
VGS = -10 V (Note 3,4)
N-Ch -- 6.0 7.8 nC
P-Ch -- 12.0 15.6 nC
Qgs Gate-Source Charge N-Ch -- 1.1 -- nC
P-Ch -- 2.2 -- nC
Qgd Gate-Drain Charge N-Ch -- 2.7 -- nC
P-Ch -- 5.3 -- nC
Rev. A1, April 2002
FQG4902
©2002 Fairchild Semiconductor Corporation
Electrical Characteristics (Continued)
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. ISD ≤ 0.54A, di/dt ≤ 200A/µs, VDD ≤ BVDSS, Starting TJ = 25°C
3. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤2%
4. Essentially independent of operating temperature
5. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance. RθCA is determined by the user’s board design
Maximum RθJA using the different board layouts on 3”x4.5” FR-4 PCB in a still air environment :
a. 90°C/W when mounted without any pad copper
b. 62.5°C/W when mounted on a 4.5 in2 pad of 2oz copper. In such an environment, the power dissipation can be enhanced up to 2W
Symbol Parameter Test Conditions Type Min Typ Max Units
Drain-Source Diode Characteristics and Maxi mum Rat ings
ISMaximum Continuous Drain-Source Diode Forward Current N-Ch -- -- 0.54 A
P-Ch -- -- -0.54 A
ISM Maximum Pulsed Drain-Source Diode Forward Current N-Ch -- -- 4.32 A
P-Ch -- -- -4.32 A
VSD Drain-Source Diode Forward Voltage VGS = 0 V, IS = 0.54 A N-Ch -- -- 1.5 V
VGS = 0 V, IS = -0.54 A P-Ch -- -- -5.0 V
trr Reverse Recovery Time VGS = 0 V, IS = 0.54 A,
dIF / dt = 100 A/ µs (Note 3) N-Ch -- 90 -- ns
Qrr Reverse Recovery Charge -- 189 -- nC
trr Reverse Recovery Time VGS = 0 V, IS = -0.54 A,
dIF / dt = 100 A/ µs (Note 3) P-Ch -- 77 -- ns
Qrr Reverse Recovery Charge -- 210 -- nC
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
02468
0
2
4
6
8
10
12
VDS = 125V
VDS = 50V
VDS = 200V
! N o te : I D = 0.54 A
VGS, G ate-Source Voltage [V]
QG, T o tal G a te C ha rg e [nC ]
0.2 0.4 0.6 0.8 1.0 1.2 1.4
10-1
100
150"! N o te s :
1. V GS = 0V
2. 250#s Pulse Test
25"
IDR, Reverse Drain Current [A]
VSD, So u rce -Drain vo lta ge [V ]
0246810
10-1
100
! N o te s :
1. V DS = 40V
2. 25 0#s Pulse Test
-55"
150"
25"
ID , Drain Current [A]
VGS , Gate-Source Voltage [V]
10-1 100101
10-1
100
VGS
T op : 15 .0 V
10.0 V
8.0 V
6.0 V
5.5 V
5.0 V
4.5 V
B otto m : 4 .0 V
! N o tes :
1. 250#s Pulse Te st
2. T A = 25"
ID, Drain Current [A]
VDS, Drain-Source Voltage [V]
10-1 100101
0
100
200
300
400 Ciss = C gs + C gd (C ds = shorted)
Coss = Cds + Cgd
Crss = Cgd
! N o te s :
1. V GS = 0 V
2. f = 1 M Hz
Crss
Coss
Ciss
Capacitance [pF]
VDS, Drain-Source Voltage [V]
Typical Characteristics : N-Channel
Figure 5. C apacitance C haracteristi cs Figure 6. Gate Charge Chara ct eri stics
Figu re 3. On-Res i stance Vari ation vs.
Drain Current and Gate Voltage
Figure 2. Transfer Characteristics
0246810
0
2
4
6
8
10
VGS = 20V
VGS = 10V
! N o t e : TJ = 25"
RDS(ON) [$],
Drain-So urce O n-Resistance
ID, Drain Current [A]
Figure 4. Body Diode Fo rwa rd Voltage
Variation vs. Source Current
and Temperature
Figure 1. On- R egi on Characteri st ic s
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
10-5 10-4 10-3 10-2 10-1 100101102103
10-1
100
101
102
! Notes :
1 . Z %JA(t) = 9 0 "/W Ma x .
2 . Du ty Factor, D= t 1/t2
3 . T JM - T A = PDM * Z%JA(t)
single pulse
D=0.5
0.02
0.2
0.05
0.1
0.01
ZθJA
(t), Therm al R esponse
t1, S quare Wave P ulse D uration [sec]
100101102
10-3
10-2
10-1
100
101
100 #s
10 m s
100 m s
1 s
DC
1 m s
Ope ration in T his Area
is Lim ited by R DS(on)
! Notes :
1. T A = 25 oC
2. T J = 15 0 oC
3. Sing le P u lse
ID, Drain Current [A]
VDS, Drain-Source Voltage [V] 25 50 75 100 125 150
0.0
0.2
0.4
0.6
ID, Drain Current [A]
TA, Ambient Tem perature ["
]
-100 -50 0 50 100 150 200
0.0
0.5
1.0
1.5
2.0
2.5
! No te s :
1. VGS = 10 V
2. ID = 0.27 A
RDS(ON) , (Norm alized)
Drain-Source O n-Resistance
TJ, Junction Tem perature [oC]
-100 -50 0 50 100 150 200
0.8
0.9
1.0
1.1
1.2
!
Notes :
1. VGS = 0 V
2. ID = 250 #A
BV DSS , (Norm alized)
D rain-Source Breakdown V oltage
TJ, Junction Tem perature [oC]
Typical Characteristics : N-Channel (Continued)
Figure 10. Maxim um D r ai n C urrent
vs. Ambient Temperature
Figu re 7. Breakdo w n Voltage Variatio n
vs. Temperature Figure 8. On-Resistance Variation
vs. Temperature
Figure 9. Maximum Safe Operating Area
Figure 11. Transient Ther mal Response Curve
t1
PDM
t2
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
03691215
0
2
4
6
8
10
12
VDS = -125V
VDS = -50V
VDS = -200V
! N o te : I D = -0.54 A
-VGS, Gate-Source Voltage [V]
QG, T o tal G a te C h arg e [nC]
0.0 0.5 1.0 1.5 2.0 2.5 3.0
10-1
100
150"
! N o te s :
1. V GS = 0V
2. 250#s Pulse T es t
25"
-IDR, Reverse Drain Current [A]
-VSD, Source-Drain voltage [V]
0246810
10-1
100
! No te s :
1. V DS = -40V
2. 250#s Pulse Te st
-55"
150"
25"
-ID , Drain C urrent [A]
-VGS , G ate-Source Voltage [V]
10-1 100101
10-1
100
VGS
Top : -15.0 V
-10.0 V
-8.0 V
-6.0 V
-5.5 V
-5.0 V
Bo ttom : -4.5 V
! Notes :
1. 250#s Pulse Test
2. TA = 25"
-ID, Drain Cu rrent [A]
-VDS, Drain-So urce V oltage [V]
0 2 4 6 8 10 12
0
2
4
6
8
10
VGS = -20V
VGS = -10V
! N o te : TJ = 2 5"
RDS(ON) [$],
Drain-Source O n-Resistance
-ID, Drain Current [A]
10-1 100101
0
200
400
600
800 Ciss = C gs + C gd (Cds = shorted)
Coss = C ds + C gd
Crss = C gd
! Note s :
1. V GS = 0 V
2. f = 1 MHz
Crss
Coss
Ciss
Capa citance [pF]
-VDS, D rain-Source Vo ltage [V]
Typical Characteristics : P-Channel
Figure 5. C apacitance C haracteristi cs Figure 6. Gate Charge Chara ct eri stics
Figu re 3. On-Res i stance Vari ation vs.
Drain Current and Gate Voltage
Figure 2. Transfer CharacteristicsFigure 1. On- R egi on Characteri st ic s
Figure 4. Body Diode Fo rwa rd Voltage
Variation vs. Source Current
and Temperature
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
10-5 10-4 10-3 10-2 10-1 100101102103
10-1
100
101
102
! Notes :
1 . Z %JA(t) = 9 0 "/W Ma x .
2 . Du ty Factor, D= t 1/t2
3 . T JM - T A = PDM * Z%JA(t)
single pulse
D=0.5
0.02
0.2
0.05
0.1
0.01
ZθJA
(t), Therm al R esponse
t1, S quare Wave P ulse D uration [sec]
25 50 75 100 125 150
0.0
0.2
0.4
0.6
-ID, Drain Current [A]
TA, Ambient Tem perature ["
]
100101102
10-3
10-2
10-1
100
101
100 #s
10 m s
100 m s
1 s
DC
1 m s
O p era tion in Th is Ar e a
is Lim ited by R DS(on)
! Notes :
1. TA = 25 oC
2. TJ = 15 0 oC
3. Sin gle P u lse
-ID, Drain Current [A]
-VDS, Drain-Source Voltage [V]
-100 -50 0 50 100 150 200
0.0
0.5
1.0
1.5
2.0
2.5
! N o te s :
1. V GS = -10 V
2. ID = -0.27 A
RDS(ON) , (Norm alized)
Drain-Source O n-Resistance
TJ, Junction Tem perature [oC]
-100 -50 0 50 100 150 200
0.8
0.9
1.0
1.1
1.2
!
Notes :
1. VGS = 0 V
2. ID = -250 #A
-BV DSS , (Normalized)
D rain-Source Breakdow n Voltage
TJ, Junction Tem perature [oC]
Typical Characteristics : P-Channel (Continued)
Figure 10. Maximu m Drain Curr ent
vs. Ambient Temperature
Figu re 7. Breakdo w n Voltage Variatio n
vs. Temperature Figure 8. On-Resistance Variation
vs. Temperature
Figure 9. Maximum Safe Operating Area
Figure 11. Transient Ther mal Response Curve
t1
PDM
t2
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
Charge
VGS
-10V Qg
Qgs Qgd
-3mA
VGS
DUT
VDS
300nF
50K&
200nF
12V
Same Type
as DUT
Charge
VGS
-10V Qg
Qgs Qgd
-3mA
VGS
DUT
VDS
300nF
50K&
200nF
12V
Same Type
as DUT
Charge
VGS
10V Qg
Qgs Qgd
3mA
VGS
DUT
VDS
300nF
50K&
200nF
12V
Same Type
as DUT
Charge
VGS
10V Qg
Qgs Qgd
3mA
VGS
DUT
VDS
300nF
50K&
200nF
12V
Same Type
as DUT
Gate Charge Test Circuit & Waveform (N-Channel)
Resistive Switching Test Circuit & Waveforms (N-Channel)
VGS
VDS
10%
90%
td(on) tr
ton toff
td(off) tf
VDD
10V
VDS RL
DUT
RG
VGS
VGS
VDS
10%
90%
td(on) tr
ton toff
td(off) tf
VDD
10V
VDS RL
DUT
RG
VGS
Gate Charge Test Circuit & Waveform (P-Channe l)
VDS
VGS 10%
90%
td(on) tr
ton toff
td(off) tf
VDD
-10V
VDS RL
DUT
RG
VGS
VDS
VGS 10%
90%
td(on) tr
ton toff
td(off) tf
VDD
-10V
VDS RL
DUT
RG
VGS
Resistive Switching Test Circuit & Waveforms (P-Channel)
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
Peak Diode Recovery dv/dt Test Circuit & Waveforms (N-Channel)
DUT
VDS
+
_
Driver
RGSame Type
as DUT
VGS • dv/dt controlled by RG
•I
SD con trol l ed by pul s e peri od
VDD
L
ISD
10V
VGS
( Driver )
ISD
( DUT )
VDS
( DUT )
VDD
Body Diode
Forward Voltage Drop
VSD
IFM , Body Diode Forward Current
Body Diode Reverse Current
IRM
Body Diode Recovery dv/dt
di/dt
D = Gate Pulse Width
Gate Pu lse P eri od
--------------------------
DUT
VDS
+
_
Driver
RGSame Type
as DUT
VGS • dv/dt controlled by RG
•I
SD con trol l ed by pul s e peri od
VDD
LL
ISD
10V
VGS
( Driver )
ISD
( DUT )
VDS
( DUT )
VDD
Body Diode
Forward Voltage Drop
VSD
IFM , Body Diode Forward Current
Body Diode Reverse Current
IRM
Body Diode Recovery dv/dt
di/dt
D = Gate Pulse Width
Gate Pu lse P eri od
--------------------------
D = Gate Pulse Width
Gate Pu lse P eri od
--------------------------
©2002 Fairchild Semiconductor Corporation Rev. A1, April 2002
FQG4902
Peak Diode Recovery dv/dt Test Circuit & Waveforms (P-Channel)
DUT
VDS
+
_
Driver
RGCompliment of DUT
(N-Channel)
VGS • dv/dt controlled by RG
•I
SD con trol l ed by pul s e peri od
VDD
L
ISD
10V
VGS
( Driver )
ISD
( DUT )
VDS
( DUT )
VDD
Body Diode
Forward Voltage Drop
VSD
IFM , Body Diode Forward Current
Body Diode Reverse Current
IRM
Body Diode Recovery dv/dt
di/dt
D = Gate Pulse Width
Gate Pu lse P eri od
--------------------------
DUT
VDS
+
_
Driver
RGCompliment of DUT
(N-Channel)
VGS • dv/dt controlled by RG
•I
SD con trol l ed by pul s e peri od
VDD
LL
ISD
10V
VGS
( Driver )
ISD
( DUT )
VDS
( DUT )
VDD
Body Diode
Forward Voltage Drop
VSD
IFM , Body Diode Forward Current
Body Diode Reverse Current
IRM
Body Diode Recovery dv/dt
di/dt
D = Gate Pulse Width
Gate Pu lse P eri od
--------------------------
D = Gate Pulse Width
Gate Pu lse P eri od
--------------------------
Rev. A1, April 2002©2002 Fairchild Semiconductor Corporation
FQG4902
Dimensions in Millimeters
Package Dimensions
8-DIP
6.40 ±0.20
3.30 ±0.30
0.130 ±0.012
3.40 ±0.20
0.134 ±0.008
#1
#4 #5
#8
0.252 ±0.008
9.20 ±0.20
0.79
2.54
0.100
0.031
()
0.46 ±0.10
0.018 ±0.004
0.060 ±0.004
1.524 ±0.10
0.362 ±0.008
9.60
0.378 MAX
5.08
0.200
0.33
0.013
7.62
0~15°
0.300
MAX
MIN
0.25 +0.10
–0.05
0.010+0.004
–0.002
©2002 Fairchild Semiconductor Corporation
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
CORPORATION.
As used herein:
1. Life support devices or systems are devic es or syst em s
which, (a) ar e intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information Formative or In
Design This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary First Production This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconduct or reserv es the right to make
changes at any time without notice in order to improve
design.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete Not In Production This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Rev. H5
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not
intended to be an exhaustive list of all such trademarks.
STAR*POWE R is used under license
ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
DenseTrench™
DOME™
EcoSPARK™
E2CMOS™
EnSigna™
FACT™
FACT Quiet Series™
FAST®
FASTr™
FRFET™
GlobalOptoisolator™
GTO™
HiSeC™
I2C™
ISOPLANAR™
LittleFET™
MicroFET™
MicroPak™
MICROWIRE™
OPTOLOGIC™
OPTOPLANAR™
PACMAN™
POP™
Power247™
PowerTrench®
QFET™
QS™
QT Optoelectronics™
Quiet Series™
SLIENT SWITCHER®
SMART START™
SPM™
STAR*POWER™
Stealth™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
TinyLogic™
TruTranslation™
UHC™
UltraFET®
VCX™
Product Folder - Fairchild P/N FQG4902 - 250V Dual N & P-Channel QFET
Fairchild Semiconductor
space
space
space
SEARCH | Parametric | Cross Reference
space
Product Folders and
Datasheets
Application
notes
space
space
space
find products
Home >> Find products >>
space
space
space
space
Products groups
space
Analog and Mixed
Signal
Discrete
Interface
Logic
Microcontrollers
Non-Volatile
Memory
Optoelectronics
Markets and
applications
New products
Product selection and
parametric search
Cross-reference
search
technical information
buy products
technical support
my Fairchild
company
FQG4902
250V Dual N & P-Channel QFET Related Links
Request samples
Dotted line
How to order products
Dotted line
Product Change Notices
(PCNs)
Dotted line
Support
Dotted line
Distributor and field sales
representatives
Dotted line
Quality and reliability
Dotted line
Design tools
Contents
General description | Features | Product
status/pricing/packaging
General description
These dual N and P-channel enhancement
mode power field effect transistors are
produced using Fairchild’s proprietary, planar
stripe, DMOS technology.
This advanced technology has been especially
tailored to minimize on-state resistance,
provide superior switching performance, and
withstand high energy pulse in the avalanche
and commutation mode. These devices are well
suited for electronic lamp ballast based on half
bridge.
back to top
Features
● N-Channel 0.54A, 250V, RDS(on) =
2.0Ω@ VGS = 10 V
P-Channel -0.54A, -250V, RDS(on) =
2.0Ω @ VGS = -10 V
● Low gate charge (typical N-Channel 6.0
nC)
(typical P-Channel 12.0 nC)
● Fast switching
● Improved dv/dt capability
back to top
space
Datasheet
Download this
datasheet
PDF
e-mail this datasheet
[E-
mail]
This pagePrint version
Product status/pricing/packaging
file:///D|/clubbed_SUN/SUN/FQG4902.html (1 of 2) [27-Jul-2002 12:04:43 PM]
GO
Product Folder - Fairchild P/N FQG4902 - 250V Dual N & P-Channel QFET
Product Product status Package type Leads Packing method
FQG4902TU Full Production DIP 8 RAIL
back to top
space
space
Home | Find products | Technical information | Buy products |
Support | Company | Contact us | Site index | Privacy policy
© Copyright 2002 Fairchild Semiconductor
space
space
file:///D|/clubbed_SUN/SUN/FQG4902.html (2 of 2) [27-Jul-2002 12:04:43 PM]
