VCO
Phase
Detector
Amplitude
Detector
÷2 ÷2
1
2
3
4
8
7
6
5
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
LMC567 Low-Power Tone Decoder
1 Features 3 Description
The LMC567 device is a low-power, general-purpose
1• Functionally Similar to LM567 LMCMOS tone decoder which is functionally similar
• 2-V to 9-V Supply Voltage Range to the industry standard LM567. The device consists
• Low Supply Current Drain of a twice frequency voltage-controlled oscillator
(VCO) and quadrature dividers which establish the
• No Increase in Current With Output Activated reference signals for phase and amplitude detectors.
• Operates to 500-kHz Input Frequency The phase detector and VCO form a phase-locked
• High Oscillator Stability loop (PLL) which locks to an input signal frequency
• Ground-Referenced Input which is within the control range of the VCO. When
• Hysteresis Added to Amplitude Comparator the PLL is locked and the input signal amplitude
exceeds an internally pre-set threshold, a switch to
• Out-of-Band Signals and Noise Rejected ground is activated on the output pin. External
• 20-mA Output Current Capability components set up the oscillator to run at twice the
input frequency and determine the phase and
2 Applications amplitude filter time constants.
• Touch-Tone Decoding Device Information (1)
• Precision Oscillators PART NUMBER PACKAGE BODY SIZE (NOM)
• Frequency Monitoring and Control LMC567 SOIC (8) 4.90 mm × 3.91 mm
• Wide-Band FSK Demodulation (1) For all available packages, see the orderable addendum at
• Ultrasonic Controls the end of the data sheet.
• Carrier Current Remote Controls
• Communications Paging Decoders
Simplified Diagram
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
www.ti.com
Table of Contents
9.3 Feature Description................................................... 8
1 Features.................................................................. 19.4 Device Functional Modes.......................................... 9
2 Applications ........................................................... 110 Application and Implementation........................ 10
3 Description............................................................. 110.1 Application Information.......................................... 10
4 Revision History..................................................... 210.2 Typical Application ............................................... 10
5 Device Comparison Table..................................... 311 Power Supply Recommendations ..................... 12
6 Pin Configuration and Functions......................... 312 Layout................................................................... 12
7 Specifications......................................................... 412.1 Layout Guidelines ................................................. 12
7.1 Absolute Maximum Ratings ...................................... 412.2 Layout Example ................................................... 12
7.2 Recommended Operating Conditions....................... 413 Device and Documentation Support................. 13
7.3 Thermal Information.................................................. 413.1 Device Support .................................................... 13
7.4 Electrical Characteristics........................................... 413.2 Community Resources.......................................... 13
7.5 Typical Characteristics.............................................. 613.3 Trademarks........................................................... 13
8 Parameter Measurement Information .................. 713.4 Electrostatic Discharge Caution............................ 13
8.1 Test Circuit................................................................ 713.5 Glossary................................................................ 13
9 Detailed Description.............................................. 814 Mechanical, Packaging, and Orderable
9.1 Overview................................................................... 8Information........................................................... 13
9.2 Functional Block Diagram......................................... 8
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (April 2013) to Revision C Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section................................................................ 1
Changes from Revision A (April 2013) to Revision B Page
• Changed layout of National Data Sheet to TI format ............................................................................................................. 9
2Submit Documentation Feedback Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LMC567
1
2
3
4 5
6
7
8
LMC567
www.ti.com
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
5 Device Comparison Table
DEVICE NUMBER DESCRIPTION
LMC567 Low power tone decoder
General-purpose tone decoder with half oscillator frequency than
LM567, LM567C LMC567
6 Pin Configuration and Functions
D Package
8-Pin SOIC
Top View
Pin Functions
PIN TYPE(1) DESCRIPTION
NAME NO.
GND 7 PWR Ground connection
IN 3 I Device input
LF_CAP 2 I Loop filter capacitor terminal
OF_CAP 1 I Output filter capacitor terminal
OUT 8 O Device output
T_CAP 5 I Timing capacitor connection terminal
T_RES 6 I Timing resistor connection terminal
VCC 4 PWR Voltage supply connection
(1) I = input, O = output, PWR = power
Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LMC567
0 9 V 0 2 V
0 5 V
f | f | 100
7 f |
u
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)(2)
MIN MAX UNIT
Input voltage IN 2 Vp–p
Supply voltage VCC 10 V
Output voltage OUT 13 V
Output current OUT 30 mA
Package dissipation 500 mW
Operating temperature, TA–25 125 °C
Storage temperature, Tstg –55 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
7.2 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT
VCC Supply voltage 2 9 V
FIN Input frequency 1 500 Hz
TAOperating temperature –25 125 °C
7.3 Thermal Information LMC567
THERMAL METRIC(1) D (SOIC) UNIT
8 PINS
RθJA Junction-to-ambient thermal resistance 111.8 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 59.2 °C/W
RθJB Junction-to-board thermal resistance 52.2 °C/W
ψJT Junction-to-top characterization parameter 13.5 °C/W
ψJB Junction-to-board characterization parameter 51.7 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
7.4 Electrical Characteristics
Test Circuit, TA= 25°C, Vs= 5 V, RtCt #2, Sw. 1 Pos. 0, and no input, unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Vs= 2 V 0.3
RtCt #1, quiescent
I4 Power supply current Vs= 5 V 0.5 0.8 mAdc
or activated Vs= 9 V 0.8 1.3
V3 Input D.C. bias 0 mVdc
R3 Input resistance 40 kΩ
I8 Output leakage 1 100 nAdc
Vs= 2 V 98
Center frequency, RtCt #2, measure oscillator
f0Vs= 5 V 92 103 113 kHz
Fosc ÷ 2 Frequency and divide by 2 Vs= V 105
Center frequency
Δf01 2 %/V
shift with supply (1)
4Submit Documentation Feedback Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LMC567
OSC P2 OSC P1
OSC P0
F | F |
Skew 1 100
2F |
§ ·
u
¨ ¸
© ¹
OSC P2 OSC P1
OSC P0
F | F |
L.D.B.W 100
F |
u
LMC567
www.ti.com
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
Electrical Characteristics (continued)
Test Circuit, TA= 25°C, Vs= 5 V, RtCt #2, Sw. 1 Pos. 0, and no input, unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Vs= 2 V 11 20 27
Set input frequency equal to f0measured
Vin Input threshold above. Increase input level until pin 8 goes Vs= 5 V 17 30 45 mVrms
low. Vs= 9 V 45
Starting at input threshold, decrease input
ΔVin Input hysteresis 1.5 mVrms
level until pin 8 goes high. I8 = 2 mA 0.06 0.15
Input level > threshold
V8 Output sat voltage Vdc
Choose RL for specified I8. I8 = 20 mA 0.7
Measure Fosc with Sw. 1 in Vs= 2 V 7% 11% 15%
Pos. 0, 1, and 2;
Largest detection Vs= 5 V 11% 14% 17%
L.D.B.W. bandwidth Vs= 9 V 15%
(2)
ΔBW Bandwidth skew 0% ±1.0%
(3)
Highest center RtCt #3
fmax 700 kHz
frequency Measure oscillator frequency and divide by 2.
Set input frequency equal to fmax measured above. Increase
Vin Input threshold at fmax 35 mVrms
input level until pin 8 goes low.
Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LMC567
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
www.ti.com
7.5 Typical Characteristics
Figure 1. Supply Current vs Operating Frequency Figure 2. Bandwidth vs Input Signal Level
Figure 3. Largest Detection Bandwidth vs Temperature Figure 4. Bandwidth as a Function of C2
Figure 5. Frequency Drift With Temperature Figure 6. Frequency Drift With Temperature
6Submit Documentation Feedback Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LMC567
LMC567
www.ti.com
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
8 Parameter Measurement Information
All parameters are measured according to the conditions described in Specifications.
8.1 Test Circuit
Figure 7 was used to make the measurements of the typical characteristics of the LMC567.
Figure 7. LMC567 Test Circuit
Table 1. Rt and Ct Values for the Test Circuit
RtCt Rt Ct
#1 100k 300 pF
#2 10k 300 pF
#3 5.1k 62 pF
Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LMC567
INPUT 1
F Hz
2.8 RtCt
#
OSC 1
F Hz
1.4 RtCt
#
VCO
Phase
Detector
Amplitude
Detector
÷2 ÷2
1
2
3
4
8
7
6
5
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
www.ti.com
9 Detailed Description
9.1 Overview
The LMC567C is a low-power, general-purpose tone decoder with similar functionality to the industry standard
LM567. The device requires external components set up the internal oscillator to run at twice the input frequency
and determine the required filter constants. Internal VCO and Phase detector form a Phase-locked loop which
locks to an input signal frequency that is established by external timing components. When PLL is locked, a
switch to ground is activated in the output of the device.
9.2 Functional Block Diagram
9.3 Feature Description
9.3.1 Oscillator
The voltage-controlled oscillator (VCO) on the LMC567 must be set up to run at twice the frequency of the input
signal tone to be decoded. The center frequency of the VCO is set by timing resistor Rt and timing capacitor Ct
connected to pins 5 and 6 of the IC. The center frequency as a function of Rt and Ct is given by Equation 4:
(4)
Because this causes an input tone of half Fosc to be decoded by Equation 5,
(5)
Equation 5 is accurate at low frequencies; however, above 50 kHz (Fosc = 100 kHz), internal delays cause the
actual frequency to be lower than predicted.
The choice of Rt and Ct is a tradeoff between supply current and practical capacitor values. An additional supply
current component is introduced in Equation 6 due to Rt being switched to Vsevery half cycle to charge Ct:
Isdue to Rt = Vs/(4Rt) (6)
Thus the supply current can be minimized by keeping Rt as large as possible (see Figure 1). However, the
desired frequency dictates an RtCt product such that increasing Rt requires a smaller Ct. Below
Ct = 100 pF, circuit board stray capacitances begin to play a role in determining the oscillation frequency which
ultimately limits the minimum Ct.
To allow for IC and component value tolerances, the oscillator timing components requires a trim. This is
generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount
of initial frequency variation due to the LMC567 itself is given in the Electrical Characteristics; the total trim range
must also accommodate the tolerances of Rt and Ct.
8Submit Documentation Feedback Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LMC567
LMC567
www.ti.com
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
Feature Description (continued)
9.3.2 Input
The input pin 3 is internally ground-referenced with a nominal 40-kΩresistor. Signals which are already centered
on 0 V may be directly coupled to pin 3; however, any DC potential must be isolated through a coupling
capacitor. Inputs of multiple LMC567 devices can be paralleled without individual DC isolation.
9.3.3 Loop Filter
Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL).
Capacitor C2 in conjunction with the nominal 80-kΩpin 2 internal resistance forms the loop filter.
For small values of C2, the PLL has a fast acquisition time and the pull-in range is set by the built in VCO
frequency stops, which also determines the largest detection bandwidth (LDBW). Increasing C2 results in
improved noise immunity at the expense of acquisition time, and the pull-in range begins to become narrower
than the LDBW (see Figure 4). However, the maximum hold-in range always equal the LDBW.
9.3.4 Output Filter
Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 Vs. When
the PLL is locked to the input, an increase in signal level causes the detector output to move negative. When pin
1 reaches 2/3 Vs, the output is activated (see Output).
Capacitor C1 in conjunction with the nominal 40-kΩpin 1 internal resistance forms the output filter. The size of
C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Low values of C1 produce the
least delay between the input and output for tone burst applications, while larger values of C1 improve noise
immunity.
Pin 1 also provides a means for shifting the input threshold higher or lower by connecting an external resistor to
supply or ground. However, reducing the threshold using this technique increases sensitivity to pin 1 carrier
ripple and also results in more part to part threshold variation.
9.3.5 Output
The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the
input tone is of sufficient amplitude to cause pin 1 to fall below 2/3 Vs. Apart from the obvious current component
due to the external pin 8 load resistor, no additional supply current is required to activate the switch. The ON-
resistance of the switch is inversely proportional to supply; thus the sat voltage for a given output current
increases at lower supplies.
9.4 Device Functional Modes
9.4.1 Operation as LM567
The LMC567 low power tone decoder can be operated at supply voltages of 2 V to 9 V and at input frequencies
ranging from 1 Hz up to 500 kHz.
The LMC567 can be directly substituted in most LM567 applications with the following provisions:
1. Oscillator timing capacitor Ct must be halved to double the oscillator frequency relative to the input frequency
(see Oscillator).
2. Filter capacitors C1 and C2 must be reduced by a factor of 8 to maintain the same filter time constants.
3. The output current demanded of pin 8 must be limited to the specified capability of the LMC567.
Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LMC567
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
These typical connection diagrams highlight the required external components and system level connections for
proper operation of the device in several popular use cases.
Any design variation can be supported by TI through schematic and layout reviews. Visit support.ti.com for
additional design assistance. Also, join the audio amplifier discussion forum at e2e.ti.com.
10.2 Typical Application
Figure 8. LMC567 Application Schematic
10.2.1 Design Requirements
For this design example, use the parameters listed in Table 2.
Table 2. Design Parameters
DESIGN PARAMETER EXAMPLE VALUE
Supply voltage 2 V to 9 V
Input voltage 20 mVRMS to (VCC + 0.5)
Input frequency 1 Hz to 500 KHz
Output current maximum 30 mA
10 Submit Documentation Feedback Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LMC567
IN (PIN 3)
OUT (PIN 8)
TINPUT T
1
R2.8 F C
|
TOSC T
1
R1.4 F C
|
INPUT OSC
F 2F
LMC567
www.ti.com
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
10.2.2 Detailed Design Procedure
10.2.2.1 Timing Components
As VCO frequency (FOSC) runs at twice the frequency of the input tone, the desired input detection frequency can
be defined by Equation 7:
(7)
The central frequency of the oscillator is set by timing capacitor and resistor. The timing capacitor value (CT)
must be set in order to calculate the timing resistor value (RT). This is given by Equation 8:
(8)
So, in order to found the required component values to set the detection frequency Equation 9:
(9)
This approximation is valid with lower frequencies; considerations must be taken when using higher frequencies.
More information on this can be found in Oscillator.
10.2.2.2 Bandwidth
Detection bandwidth is represented as a percentage of FOSC. It can be approximated as a function of FOSC × C2
following the behavior indicated in Figure 4. More information on this can be found in Loop Filter.
10.2.2.3 Output Filter
The size of the output filter capacitor C1is a tradeoff between slew rate and carrier ripple. More information on
this can be found in Output Filter.
10.2.2.4 Supply Decoupling
The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies,
requiring C4 to be placed as close as possible to pin 4.
10.2.3 Application Curve
SPACE
Figure 9. Frequency Detection
Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LMC567
1
2
3
4 5
6
7
8
0.1µF
RT
Top Layer Ground Plane Top Layer Traces
Pad to Top Layer Ground Plane Connection to Power Supply
CT
RL
C1
C2
CIN
OUT
IN
Vcc
Vcc
Short traces to external
components
Decoupling capacitor
placed as close as possible
to the device
LMC567
Ground Plane that gives low
impedance return path
LMC567
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
www.ti.com
11 Power Supply Recommendations
The LMC567 is designed to operate with an input power supply range between 2 V and 9 V. Therefore, the
output voltage range of power supply must be within this range and well regulated. The current capability of
upper power must not exceed the maximum current limit of the power switch. Because the operating frequency
of the device could be very high for some applications, the decoupling of power supply becomes critical, so is
required to place a proper decoupling capacitor as close as possible to VCC pin. Low equivalent-series-
resistance (ESR) ceramic capacitor, typically 0.1 µF, is typically used. This capacitor must be placed within 2 mm
of the supply pin.
12 Layout
12.1 Layout Guidelines
The VCC pin of the LM567 must be decoupled to ground plane as the device can work with high switching
speeds. The decoupling capacitor must be placed as close as possible to the device. Traces length for the timing
and external filter components must be kept at minimum in order to avoid any possible interference from other
close traces.
12.2 Layout Example
Figure 10. LMC567 Board Layout
12 Submit Documentation Feedback Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LMC567
LMC567
www.ti.com
SNOSBY1C –JUNE 1999–REVISED DECEMBER 2015
13 Device and Documentation Support
13.1 Device Support
13.1.1 Development Support
For development support, see the following:
support.ti.com
13.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.5 Glossary
SLYZ022 —TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LMC567
PACKAGE OPTION ADDENDUM
www.ti.com 27-Oct-2016
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LMC567CMX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -25 to 100 LMC
567CM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 27-Oct-2016
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LMC567CMX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 4-May-2017
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LMC567CMX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 4-May-2017
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
