ISP1505A_ISP1505C_4 © ST-ERICSSON 2009. All rights reserved.
Product data sheet Rev. 04 — 20 October 2009 70 of 74
ISP1505A; ISP1505C
ULPI HS USB host and peripheral transceiver
21. Tables
Table 1. Ordering information . . . . . . . . . . . . . . . . . . . . .3
Table 2. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5
Table 3. ULPI signal description . . . . . . . . . . . . . . . . . .13
Table 4. Signal mapping during low-power mode . . . . .14
Table 5. Signal mapping for 6-pin serial mode . . . . . . .15
Table 6. Signal mapping for 3-pin serial mode . . . . . . .16
Table 7. Operating states and their corresponding resistor
settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
Table 8. TXCMD byte format . . . . . . . . . . . . . . . . . . . . .22
Table 9. RXCMD byte format . . . . . . . . . . . . . . . . . . . .23
Table 10. LINESTATE[1:0] encoding for upstream facing
ports: peripheral . . . . . . . . . . . . . . . . . . . . . . . .23
Table 11. LINESTATE[1:0] encoding for downstream facing
ports: host . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
Table 12. Encoded VBUS voltage state . . . . . . . . . . . . . .24
Table 13. VBUS indicators in RXCMD required for typical
applications . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Table 14. Encoded USB event signals . . . . . . . . . . . . . .26
Table 15. PHY pipeline delays . . . . . . . . . . . . . . . . . . . .30
Table 16. Link decision times . . . . . . . . . . . . . . . . . . . . .31
Table 17. Immediate register set overview . . . . . . . . . . .44
Table 18. Extended register set overview . . . . . . . . . . . .44
Table 19. Vendor ID Low register (address R = 00h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Table 20. Vendor ID High register (address R = 01h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Table 21. Product ID Low register (address R = 02h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Table 22. Product ID High register (address R = 03h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Table 23. Function Control register (address R =
04h to 06h, W = 04h, S = 05h, C = 06h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Table 24. Function Control register (address R =
04h to 06h, W = 04h, S = 05h, C = 06h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
Table 25. Interface Control register (address R =
07h to 09h, W = 07h, S = 08h, C = 09h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
Table 26. Interface Control register (address R =
07h to 09h, W = 07h, S = 08h, C = 09h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .47
Table 27. OTG Control register (address R = 0Ah to 0Ch,
W = 0Ah, S = 0Bh, C = 0Ch) bit allocation . . .47
Table 28. OTG Control register (address R = 0Ah to 0Ch,
W = 0Ah, S = 0Bh, C = 0Ch) bit description . .48
Table 29. USB Interrupt Enable Rising Edge register
(address R = 0Dh to 0Fh, W = 0Dh, S = 0Eh, C =
0Fh) bit allocation . . . . . . . . . . . . . . . . . . . . . .48
Table 30. USB Interrupt Enable Rising Edge register
(address R = 0Dh to 0Fh, W = 0Dh, S = 0Eh, C =
0Fh) bit description . . . . . . . . . . . . . . . . . . . . .49
Table 31. USB Interrupt Enable Falling Edge register
(address R = 10h to 12h, W = 10h, S = 11h, C =
12h) bit allocation . . . . . . . . . . . . . . . . . . . . . .49
Table 32. USB Interrupt Enable Falling Edge register
(address R = 10h to 12h, W = 10h, S = 11h, C =
12h) bit description . . . . . . . . . . . . . . . . . . . . . 49
Table 33. USB Interrupt Status register (address R = 13h)
bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 34. USB Interrupt Status register (address R = 13h)
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 35. USB Interrupt Latch register (address R = 14h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 36. USB Interrupt Latch register (address R = 14h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 37. Debug register (address R = 15h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 38. Debug register (address R = 15h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 39. Scratch register (address R = 16h to 18h, W =
16h, S = 17h, C = 18h) bit description . . . . . . 51
Table 40. Power Control register (address R = 3Dh to 3Fh,
W = 3Dh, S = 3Eh, C = 3Fh) bit allocation . . . 51
Table 41. Power Control register (address R = 3Dh to 3Fh,
W = 3Dh, S = 3Eh, C = 3Fh) bit description . . 52
Table 42. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 54
Table 43. Recommended operating conditions . . . . . . . 54
Table 44. Static characteristics: supply pins . . . . . . . . . . 55
Table 45. Static characteristics: digital pins (CLOCK, DIR,
STP, NXT, DATA[7:0], RESET_N/PSW_N) . . . 55
Table 46. Static characteristics: pin VBUS/FAULT . . . . . . 56
Table 47. Static characteristics: analog I/O pins
(DP, DM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 48. Static characteristics: VBUS comparators . . . . 58
Table 49. Static characteristics: VBUS resistors . . . . . . . . 58
Table 50. Static characteristics: resistor reference . . . . . 58
Table 51. Dynamic characteristics: reset and clock . . . . 59
Table 52. Dynamic characteristics: digital I/O pins . . . . . 60
Table 53. Dynamic characteristics: analog I/O pins (DP,
DM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 54. Recommended bill of materials . . . . . . . . . . . . 63
Table 55. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 67
Table 56. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 69