Freescale Semiconductor, Inc. General Release Specification R E Q U I R E D A G R E E M E N T 68HC908MR24 April 1, 1998 TSG Body Electronics System Design Group Austin, Texas For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... HC908MR24GRS/D REV. 1.0 Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D General Release Specification Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. General Release Specification MC68HC908MR24 -- Rev. 1.0 For More Information On This Product, Go to: www.freescale.com General Release Specification -- MC68HC908MR24 List of Sections Section 1. General Description . . . . . . . . . . . . . . . . . . . 29 R E Q U I R E D Freescale Semiconductor, Inc. Section 4. FLASH Memory . . . . . . . . . . . . . . . . . . . . . . . . 55 Section 5. Mask Option Register (MOR) . . . . . . . . . . . . 67 Section 6. Central Processor Unit (CPU) . . . . . . . . . . . . 71 Section 7. System Integration Module (SIM) . . . . . . . . . 89 Section 8. Clock Generator Module (CGM) . . . . . . . . 111 Section 9. Pulse Width Modulator for Motor Control (PWMMC) . . . . . . . . . . . . . . . . . . . . . . . . 139 Section 10. Monitor ROM (MON) . . . . . . . . . . . . . . . . . 195 Section 11. Timer Interface (TIMA) . . . . . . . . . . . . . . . . 205 Section 12. Timer Interface (TIMB) . . . . . . . . . . . . . . . . 235 Section 13. Serial Peripheral Interface Module (SPI) . 261 Section 14. Serial Communications Interface Module (SCI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295 Section 15. Input/Output (I/O) Ports . . . . . . . . . . . . . . 329 Section 16. Computer Operating Properly (COP) . . . . . . . . . . . . . . . . . . . . . . . . . . . 349 MC68HC908MR24 -- Rev. 1.0 General Release Specification List of Sections For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 3. Random-Access Memory (RAM) . . . . . . . . . 53 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Section 2. Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . 39 Freescale Semiconductor, Inc. Section 17. External Interrupt (IRQ) . . . . . . . . . . . . . . . 355 Section 18. Low-Voltage Inhibit (LVI). . . . . . . . . . . . . . 363 Section 19. Analog-to-Digital Converter (ADC) . . . . . 369 Section 20. Power-On Reset (POR). . . . . . . . . . . . . . . . 385 Section 21. Electrical Specifications . . . . . . . . . . . . . . 387 Section 22. Mechanical Specifications . . . . . . . . . . . . 399 Section 23. Ordering Information . . . . . . . . . . . . . . . . . 401 Glossary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 403 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D List of Sections General Release Specification MC68HC908MR24 -- Rev. 1.0 List of Sections For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... Section 1. General Description 1.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29 1.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 1.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 1.4 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31 1.5 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33 1.5.1 Power Supply Pins (VDD and VSS) . . . . . . . . . . . . . . . . . . .34 1.5.2 Oscillator Pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . .34 1.5.3 External Reset Pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . .34 1.5.4 External Interrupt Pin (IRQ1). . . . . . . . . . . . . . . . . . . . . . . .35 1.5.5 CGM Power Supply Pins (VDDA and VSSA). . . . . . . . . . . . .35 1.5.6 External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . . .35 1.5.7 Analog Power Supply Pins (VDDAD and VSSAD) . . . . . . . . .35 1.5.8 ADC Voltage Decoupling Capacitor Pin (VREFH) . . . . . . . .35 1.5.9 ADC Voltage Reference Low Pin (VREFL) . . . . . . . . . . . . . .36 1.5.10 Port A Input/Output (I/O) Pins (PTA7-PTA0) . . . . . . . . . . .36 1.5.11 Port B I/O Pins (PTB7/ATD7-PTB0/ATD0). . . . . . . . . . . . .36 1.5.12 Port C I/O Pins (PTC6-PTC2 and PTC1/ATD9-PTC0/ATD8) . . . . . . . .36 1.5.13 Port D Input-Only Pins (PTD6/IS3-PTD4/IS1 and PTD3/FAULT4-PTD0/FAULT1) . . . . . . . . . . . . . . .36 1.5.14 PWM Pins (PWM6-PWM1). . . . . . . . . . . . . . . . . . . . . . . . .37 1.5.15 PWM Ground Pin (PWMGND) . . . . . . . . . . . . . . . . . . . . . .37 1.5.16 Port E I/O Pins (PTE7/TCH3A-PTE3/TCLKA and PTE2/TCH1B-PTE0/TCLKB) . . . . . . . . . . . . . . . . .37 1.5.17 Port F I/O Pins (PTF5/TxD-PTF4/RxD and PTF3/MISO-PTF0/SPSCK) . . . . . . . . . . . . . . . . . .37 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Table of Contents N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents Section 2. Memory Map 2.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 2.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 2.3 Unimplemented Memory Locations . . . . . . . . . . . . . . . . . . . . .39 2.4 Reserved Memory Locations . . . . . . . . . . . . . . . . . . . . . . . . . .40 2.5 I/O Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40 2.6 Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52 Section 3. Random-Access Memory (RAM) 3.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 3.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 3.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 Section 4. FLASH Memory 4.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 4.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 4.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 4.4 FLASH Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 4.5 FLASH Charge Pump Frequency Control . . . . . . . . . . . . . . . .58 4.6 FLASH Erase Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 4.7 FLASH Program/Margin Read Operation . . . . . . . . . . . . . . . . .60 4.8 FLASH Block Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63 4.9 FLASH Block Protect Register . . . . . . . . . . . . . . . . . . . . . . . . .64 4.10 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65 Section 5. Mask Option Register (MOR) 5.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67 5.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67 5.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68 General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71 6.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71 6.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72 6.4 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72 6.4.1 Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73 6.4.2 Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74 6.4.3 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75 6.4.4 Program Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76 6.4.5 Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . .77 6.5 Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . .79 6.6 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . .80 6.7 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87 Section 7. System Integration Module (SIM) 7.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .89 7.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90 7.3 SIM Bus Clock Control and Generation . . . . . . . . . . . . . . . . . .93 7.3.1 Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93 7.3.2 Clock Startup from POR or LVI Reset. . . . . . . . . . . . . . . . .93 7.3.3 Clocks in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .94 7.4 Reset and System Initialization. . . . . . . . . . . . . . . . . . . . . . . . .94 7.4.1 External Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95 7.4.2 Active Resets from Internal Sources . . . . . . . . . . . . . . . . . .96 7.4.2.1 Power-On Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97 7.4.2.2 Computer Operating Properly (COP) Reset. . . . . . . . . . .98 7.4.2.3 Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98 7.4.2.4 Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98 7.4.2.5 Low-Voltage Inhibit (LVI) Reset . . . . . . . . . . . . . . . . . . . .99 7.5 SIM Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .99 7.5.1 SIM Counter During Power-On Reset . . . . . . . . . . . . . . . . .99 7.5.2 SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . .99 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 6.1 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Section 6. Central Processor Unit (CPU) R E Q U I R E D Table of Contents Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents 7.6 Exception Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100 7.6.1 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100 7.6.1.1 Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . .102 7.6.1.2 SWI Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .103 7.6.2 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104 7.6.3 Status Flag Protection in Break Mode. . . . . . . . . . . . . . . .104 7.7 Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104 7.7.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .105 7.7.2 SIM Break Status Register . . . . . . . . . . . . . . . . . . . . . . . .107 7.7.3 SIM Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . .109 7.7.4 SIM Break Flag Control Register. . . . . . . . . . . . . . . . . . . .110 Section 8. Clock Generator Module (CGM) 8.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .111 8.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112 8.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112 8.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113 8.4.1 Crystal Oscillator Circuit . . . . . . . . . . . . . . . . . . . . . . . . . .113 8.4.2 Phase-Locked Loop Circuit (PLL) . . . . . . . . . . . . . . . . . . .115 8.4.2.1 PLL Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115 8.4.2.2 Acquisition and Tracking Modes . . . . . . . . . . . . . . . . . .117 8.4.2.3 Manual and Automatic PLL Bandwidth Modes . . . . . . .117 8.4.2.4 Programming the PLL . . . . . . . . . . . . . . . . . . . . . . . . . .119 8.4.2.5 Special Programming Exceptions . . . . . . . . . . . . . . . . .120 8.4.3 Base Clock Selector Circuit. . . . . . . . . . . . . . . . . . . . . . . .120 8.4.4 CGM External Connections. . . . . . . . . . . . . . . . . . . . . . . .121 8.5 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .123 8.5.1 Crystal Amplifier Input Pin (OSC1) . . . . . . . . . . . . . . . . . .123 8.5.2 Crystal Amplifier Output Pin (OSC2) . . . . . . . . . . . . . . . . .123 8.5.3 External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . .123 8.5.4 PLL Analog Power Pin (VDDA) . . . . . . . . . . . . . . . . . . . . .123 8.5.5 Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . .123 8.5.6 Crystal Output Frequency Signal (CGMXCLK) . . . . . . . . .124 8.5.7 CGM Base Clock Output (CGMOUT) . . . . . . . . . . . . . . . .124 8.5.8 CGM CPU Interrupt (CGMINT) . . . . . . . . . . . . . . . . . . . . .124 General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .131 8.8 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .132 8.9 CGM During Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .132 8.10 Acquisition/Lock Time Specifications . . . . . . . . . . . . . . . . . . .133 8.10.1 Acquisition/Lock Time Definitions . . . . . . . . . . . . . . . . . . .133 8.10.2 Parametric Influences on Reaction Time . . . . . . . . . . . . .134 8.10.3 Choosing a Filter Capacitor. . . . . . . . . . . . . . . . . . . . . . . .135 8.10.4 Reaction Time Calculation . . . . . . . . . . . . . . . . . . . . . . . .136 Section 9. Pulse Width Modulator for Motor Control (PWMMC) 9.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .139 9.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .140 9.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .141 9.4 Time Base. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143 9.4.1 Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143 9.4.2 Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 9.5 PWM Generators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 9.5.1 Load Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 9.5.2 PWM Data Overflow and Underflow Conditions . . . . . . . .150 9.6 Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .150 9.6.1 Selecting Six Independent PWMs or Three Complementary PWM Pairs . . . . . . . . . . . . .150 9.6.2 Dead-Time Insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . .152 9.6.3 Top/Bottom Correction with Motor Phase Current Polarity Sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .156 9.6.4 Output Polarity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .161 9.6.5 Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .162 9.7 Fault Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .164 9.7.1 Fault Condition Input Pins . . . . . . . . . . . . . . . . . . . . . . . . .169 9.7.1.1 Fault Pin Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 8.7 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 8.6 CGM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125 8.6.1 PLL Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .126 8.6.2 PLL Bandwidth Control Register . . . . . . . . . . . . . . . . . . . .128 8.6.3 PLL Programming Register (PPG) . . . . . . . . . . . . . . . . . .130 R E Q U I R E D Table of Contents Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents 9.7.1.2 9.7.1.3 9.7.2 9.7.3 Automatic Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170 Manual Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .171 Software Output Disable . . . . . . . . . . . . . . . . . . . . . . . . . .173 Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .173 9.8 Initialization and the PWMEN Bit . . . . . . . . . . . . . . . . . . . . . .174 9.9 PWM Operation in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . .175 9.10 PWM Operation in Break Mode . . . . . . . . . . . . . . . . . . . . . . .176 9.11 Control Logic Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .177 9.11.1 PWM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .177 9.11.2 PWM Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .178 9.11.3 PWM X Value Registers . . . . . . . . . . . . . . . . . . . . . . . . . .179 9.11.4 PWM Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . .180 9.11.5 PWM Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . .182 9.11.6 Dead-Time Write-Once Register . . . . . . . . . . . . . . . . . . . .184 9.11.7 PWM Disable Mapping Write-Once Register . . . . . . . . . .185 9.11.8 Fault Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .185 9.11.9 Fault Status Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . .188 9.11.10 Fault Acknowledge Register . . . . . . . . . . . . . . . . . . . . . . .190 9.11.11 PWM Output Control Register. . . . . . . . . . . . . . . . . . . . . .191 9.12 PWM Glossary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .192 Section 10. Monitor ROM (MON) 10.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195 10.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195 10.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196 10.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196 10.4.1 Entering Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .198 10.4.2 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199 10.4.3 Echoing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 10.4.4 Break Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 10.4.5 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .201 10.4.6 Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204 General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .205 11.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206 11.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206 11.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210 11.4.1 TIMA Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .210 11.4.2 Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210 11.4.3 Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .212 11.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .212 11.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .213 11.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .214 11.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .215 11.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .216 11.4.4.3 PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .217 11.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .218 11.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .219 11.7 TIMA During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . .219 11.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220 11.8.1 TIMA Clock Pin (PTE3/TCLKA). . . . . . . . . . . . . . . . . . . . .220 11.8.2 TIMA Channel I/O Pins (PTE4/TCH0A-PTE7/TCH3A). . .221 11.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .221 11.9.1 TIMA Status and Control Register. . . . . . . . . . . . . . . . . . .221 11.9.2 TIMA Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .224 11.9.3 TIMA Counter Modulo Registers . . . . . . . . . . . . . . . . . . . .225 11.9.4 TIMA Channel Status and Control Registers . . . . . . . . . .226 11.9.5 TIMA Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .231 Section 12. Timer Interface (TIMB) 12.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .235 12.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236 12.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236 12.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239 12.4.1 TIMB Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .239 12.4.2 Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 11.1 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Section 11. Timer Interface (TIMA) R E Q U I R E D Table of Contents Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents 12.4.3 Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .241 12.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .241 12.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .242 12.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .242 12.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .243 12.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .244 12.4.4.3 PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .245 12.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .246 12.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .247 12.7 TIMB During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . .247 12.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .248 12.8.1 TIMB Clock Pin (PTE0/TCLKB). . . . . . . . . . . . . . . . . . . . .248 12.8.2 TIMB Channel I/O Pins (PTE1/TCH0B-PTE2/TCH1B). . .248 12.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .249 12.9.1 TIMB Status and Control Register. . . . . . . . . . . . . . . . . . .249 12.9.2 TIMB Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .252 12.9.3 TIMB Counter Modulo Registers . . . . . . . . . . . . . . . . . . . .253 12.9.4 TIMB Channel Status and Control Registers . . . . . . . . . .254 12.9.5 TIMB Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .258 Section 13. Serial Peripheral Interface Module (SPI) 13.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .261 13.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262 13.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262 13.4 Pin Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .263 13.5 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .264 13.5.1 Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .265 13.5.2 Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .267 13.6 Transmission Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .268 13.6.1 Clock Phase and Polarity Controls . . . . . . . . . . . . . . . . . .268 13.6.2 Transmission Format When CPHA = 0 . . . . . . . . . . . . . . .268 13.6.3 Transmission Format When CPHA = 1 . . . . . . . . . . . . . . .270 13.6.4 Transmission Initiation Latency . . . . . . . . . . . . . . . . . . . . .271 13.7 Queuing Transmission Data . . . . . . . . . . . . . . . . . . . . . . . . . .273 General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .280 13.10 Resetting the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .282 13.11 Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283 Freescale Semiconductor, Inc... 13.12 SPI During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . .283 13.13 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .284 13.13.1 MISO (Master In/Slave Out) . . . . . . . . . . . . . . . . . . . . . . .284 13.13.2 MOSI (Master Out/Slave In) . . . . . . . . . . . . . . . . . . . . . . .285 13.13.3 SPSCK (Serial Clock) . . . . . . . . . . . . . . . . . . . . . . . . . . . .285 13.13.4 SS (Slave Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .285 13.13.5 CGND (Clock Ground) . . . . . . . . . . . . . . . . . . . . . . . . . . .287 13.14 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .287 13.14.1 SPI Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .288 13.14.2 SPI Status and Control Register . . . . . . . . . . . . . . . . . . . .290 13.14.3 SPI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .294 Section 14. Serial Communications Interface Module (SCI) 14.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .295 14.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296 14.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296 14.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297 14.4.1 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 14.4.2 Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 14.4.2.1 Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 14.4.2.2 Character Transmission . . . . . . . . . . . . . . . . . . . . . . . . .300 14.4.2.3 Break Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302 14.4.2.4 Idle Characters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302 14.4.2.5 Inversion of Transmitted Output. . . . . . . . . . . . . . . . . . .303 14.4.2.6 Transmitter Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . .303 14.4.3 Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .304 14.4.3.1 Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305 14.4.3.2 Character Reception . . . . . . . . . . . . . . . . . . . . . . . . . . .305 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 13.9 N O N - D I S C L O S U R E 13.8 Error Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274 13.8.1 Overflow Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274 13.8.2 Mode Fault Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .278 R E Q U I R E D Table of Contents Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents 14.4.3.3 14.4.3.4 14.4.3.5 14.4.3.6 14.4.3.7 Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305 Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308 Receiver Wakeup. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308 Receiver Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . .309 Error Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .309 14.5 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .310 14.6 SCI During Break Module Interrupts. . . . . . . . . . . . . . . . . . . .310 14.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311 14.7.1 PTF5/TxD (Transmit Data) . . . . . . . . . . . . . . . . . . . . . . . .311 14.7.2 PTF4/RxD (Receive Data). . . . . . . . . . . . . . . . . . . . . . . . .311 14.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311 14.8.1 SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . .312 14.8.2 SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .315 14.8.3 SCI Control Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . .318 14.8.4 SCI Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . .320 14.8.5 SCI Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . .324 14.8.6 SCI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .325 14.8.7 SCI Baud Rate Register . . . . . . . . . . . . . . . . . . . . . . . . . .325 Section 15. Input/Output (I/O) Ports 15.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .329 15.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .330 15.3 Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332 15.3.1 Port A Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332 15.3.2 Data Direction Register A . . . . . . . . . . . . . . . . . . . . . . . . .333 15.4 Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335 15.4.1 Port B Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335 15.4.2 Data Direction Register B . . . . . . . . . . . . . . . . . . . . . . . . .336 15.5 Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338 15.5.1 Port C Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338 15.5.2 Data Direction Register C . . . . . . . . . . . . . . . . . . . . . . . . .339 15.6 Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .341 15.7 Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342 15.7.1 Port E Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342 15.7.2 Data Direction Register E . . . . . . . . . . . . . . . . . . . . . . . . .343 General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 16.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .349 16.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .349 16.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .350 16.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.1 CGMXCLK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.2 COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.3 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.4 Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.4.5 Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.4.6 COPD (COP Disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.5 COP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.6 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.7 Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353 16.8 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353 16.9 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . .353 Section 17. External Interrupt (IRQ) 17.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355 17.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355 17.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355 17.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .356 17.5 IRQ1 Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .359 17.6 IRQ Module During Break Mode. . . . . . . . . . . . . . . . . . . . . . .360 17.7 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . .361 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Section 16. Computer Operating Properly (COP) N O N - D I S C L O S U R E 15.8 Port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345 15.8.1 Port F Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345 15.8.2 Data Direction Register F . . . . . . . . . . . . . . . . . . . . . . . . .346 R E Q U I R E D Table of Contents Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents Section 18. Low-Voltage Inhibit (LVI) 18.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363 18.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363 18.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363 18.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .364 18.4.1 Polled LVI Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.4.2 Forced Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.4.3 False Reset Protection . . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.4.4 LVI Trip Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.5 LVI Status and Control Register . . . . . . . . . . . . . . . . . . . . . . .366 18.6 LVI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367 18.7 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367 Section 19. Analog-to-Digital Converter (ADC) 19.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369 19.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369 19.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370 19.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370 19.4.1 ADC Port I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .371 19.4.2 Voltage Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372 19.4.3 Conversion Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372 19.4.4 Continuous Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . .373 19.4.5 Result Justification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373 19.4.6 Monotonicity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.7.1 ADC Analog Power Pin (VDDAD) . . . . . . . . . . . . . . . . . . . .375 19.7.2 ADC Analog Ground Pin (VSSAD) . . . . . . . . . . . . . . . . . . .376 19.7.3 ADC Voltage Reference Pin (VREFH) . . . . . . . . . . . . . . . .376 19.7.4 ADC Voltage Reference Low Pin (VREFL) . . . . . . . . . . . . .376 19.7.5 ADC Voltage In (ADVIN) . . . . . . . . . . . . . . . . . . . . . . . . . .376 19.7.6 ADC External Connections . . . . . . . . . . . . . . . . . . . . . . . .376 General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 20.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385 20.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385 20.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385 Section 21. Electrical Specifications 21.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .387 21.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .387 21.3 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . .388 21.4 Functional Operating Range. . . . . . . . . . . . . . . . . . . . . . . . . .389 21.5 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . .389 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%). . . . . . .390 21.7 FLASH Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . .391 21.8 Control Timing (VDD = 5.0 Vdc 10%) . . . . . . . . . . . . . . . . . .392 21.9 Serial Peripheral Interface Characteristics (VDD = 5.0 Vdc 10%) . . . . . . . . . . . . . . . . . . . . . . . . . . .393 21.10 TImer Interface Module Characteristics . . . . . . . . . . . . . . . . .396 21.11 Clock Generation Module Component Specifications . . . . . .396 21.12 CGM Operating Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . .396 21.13 CGM Acquisition/Lock Time Specifications . . . . . . . . . . . . . .397 21.14 Analog-to-Digital Converter (ADC) Characteristics. . . . . . . . .398 Section 22. Mechanical Specifications 22.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .399 22.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .399 22.3 Plastic Quad Flat Pack (QFP). . . . . . . . . . . . . . . . . . . . . . . . .400 MC68HC908MR24 -- Rev. 1.0 General Release Specification Table of Contents For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Section 20. Power-On Reset (POR) N O N - D I S C L O S U R E 19.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .377 19.8.1 ADC Status and Control Register . . . . . . . . . . . . . . . . . . .378 19.8.2 ADC Data Register High . . . . . . . . . . . . . . . . . . . . . . . . . .381 19.8.3 ADC Data Register Low . . . . . . . . . . . . . . . . . . . . . . . . . .382 19.8.4 ADC Clock Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .383 R E Q U I R E D Table of Contents Freescale Semiconductor, Inc. Section 23. Ordering Information 23.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401 23.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401 23.3 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401 Glossary N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Table of Contents General Release Specification MC68HC908MR24 -- Rev. 1.0 Table of Contents For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... Figure Title Page 1-1 1-2 1-3 MCU Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32 QFP Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33 Power Supply Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . .34 2-1 2-2 Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41 Control, Status, and Data Registers. . . . . . . . . . . . . . . . . . .42 4-1 4-2 4-3 FLASH Control Register (FLCR) . . . . . . . . . . . . . . . . . . . . .57 Smart Programming Algorithm . . . . . . . . . . . . . . . . . . . . . . .62 FLASH Block Protect Register (FLBPR) . . . . . . . . . . . . . . .64 5-1 Mask Option Register (MOR) . . . . . . . . . . . . . . . . . . . . . . . .68 6-1 6-2 6-3 6-4 6-5 6-6 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73 Accumulator (A) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73 Index Register (H:X). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74 Stack Pointer (SP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75 Program Counter (PC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76 Condition Code Register (CCR) . . . . . . . . . . . . . . . . . . . . . .77 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 SIM Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91 SIM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . .92 CGM Clock Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93 External Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95 Internal Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96 Sources of Internal Reset. . . . . . . . . . . . . . . . . . . . . . . . . . .96 POR Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97 Interrupt Entry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100 Interrupt Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .101 MC68HC908MR24 -- Rev. 1.0 General Release Specification List of Figures For More Information On This Product, Go to: www.freescale.com A G R E E M E N T List of Figures N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D List of Figures Figure Title Page 7-10 7-11 7-12 7-13 7-14 7-15 7-16 7-17 Interrupt Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .102 Interrupt Recognition Example . . . . . . . . . . . . . . . . . . . . . .103 Wait Mode Entry Timing . . . . . . . . . . . . . . . . . . . . . . . . . . .105 Wait Recovery from Interrupt or Break . . . . . . . . . . . . . . . .106 Wait Recovery from Internal Reset . . . . . . . . . . . . . . . . . .106 SIM Break Status Register (SBSR) . . . . . . . . . . . . . . . . . .107 SIM Reset Status Register (SRSR) . . . . . . . . . . . . . . . . . .109 SIM Break Flag Control Register (SBFCR) . . . . . . . . . . . .110 8-1 8-2 8-3 8-4 8-5 8-6 8-7 CGM Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .114 CGM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . .115 CGM External Connections . . . . . . . . . . . . . . . . . . . . . . . .122 CGM I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . .125 PLL Control Register (PCTL) . . . . . . . . . . . . . . . . . . . . . . .126 PLL Bandwidth Control Register (PBWC) . . . . . . . . . . . . .128 PLL Programming Register (PPG) . . . . . . . . . . . . . . . . . . .130 9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-9 9-10 9-11 9-12 9-13 9-14 9-15 9-16 9-17 9-18 9-19 PWM Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . .141 Center-Aligned PWM (Positive Polarity). . . . . . . . . . . . . . .143 Edge-Aligned PWM (Positive Polarity) . . . . . . . . . . . . . . . .144 Reload Frequency Change . . . . . . . . . . . . . . . . . . . . . . . .146 PWM Interrupt Requests . . . . . . . . . . . . . . . . . . . . . . . . . .147 Center-Aligned PWM Value Loading . . . . . . . . . . . . . . . . .148 Center-Aligned Loading of Modulus . . . . . . . . . . . . . . . . . .148 Edge-Aligned PWM Value Loading . . . . . . . . . . . . . . . . . .149 Edge-Aligned Modulus Loading . . . . . . . . . . . . . . . . . . . . .149 Complementary Pairing . . . . . . . . . . . . . . . . . . . . . . . . . . .151 Typical AC Motor Drive . . . . . . . . . . . . . . . . . . . . . . . . . . .151 Dead-Time Generators. . . . . . . . . . . . . . . . . . . . . . . . . . . .153 Effects of Dead-Time Insertion. . . . . . . . . . . . . . . . . . . . . .155 Dead-Time at Duty Cycle Boundaries . . . . . . . . . . . . . . . .155 Dead-Time and Small Pulse Widths. . . . . . . . . . . . . . . . . .156 Ideal Complementary Operation (Dead-Time = 0) . . . . . . .157 Current Convention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .158 Top/Bottom Correction for PWMs 1 and 2 . . . . . . . . . . . . .160 PWM Polarity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .161 General Release Specification MC68HC908MR24 -- Rev. 1.0 List of Figures For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Page 9-25 9-26 9-27 9-28 9-29 9-30 9-31 9-32 9-33 9-34 9-35 9-36 9-37 9-38 9-39 9-40 9-41 9-42 9-43 9-44 9-45 9-46 PWM Output Control Register (PWMOUT) . . . . . . . . . . . .162 Dead-Time Insertion During OUTCTL = 1 . . . . . . . . . . . . .165 Dead-Time Insertion During OUTCTL = 1 . . . . . . . . . . . . .165 PWM Disabling Scheme . . . . . . . . . . . . . . . . . . . . . . . . . .166 PWM Disable Mapping Write-Once Register (DISMAP). . . . . . . . . . . . . . . . . . .168 PWM Disabling Decode Scheme . . . . . . . . . . . . . . . . . . . .169 PWM Disabling in Automatic Mode . . . . . . . . . . . . . . . . . .170 PWM Disabling in Manual Mode (Example 1) . . . . . . . . . .172 PWM Disabling in Manual Mode (Example 2) . . . . . . . . . .172 PWM Software Disable . . . . . . . . . . . . . . . . . . . . . . . . . . .173 PWMEN and PWM Pins. . . . . . . . . . . . . . . . . . . . . . . . . . .174 PWM Counter Register High (PCNTH) . . . . . . . . . . . . . . .177 PWM Counter Register Low (PCNTH) . . . . . . . . . . . . . . . .177 PWM Counter Modulo Register High (PDMODH) . . . . . . .178 PWM Counter Modulo Register Low (PDMODL) . . . . . . . .178 PWMx Value Registers High (PVALxH) . . . . . . . . . . . . . . .179 PWMx Value Registers Low (PVALxL) . . . . . . . . . . . . . . .179 PWM Control Register 1 (PCTL1) . . . . . . . . . . . . . . . . . . .180 PWM Control Register 2 (PCTL2) . . . . . . . . . . . . . . . . . . .182 Dead-Time Write-Once Register (DEADTM) . . . . . . . . . . .184 PWM Disable Mapping Write-Once Register (DISMAP) . .185 Fault Control Register (FCR) . . . . . . . . . . . . . . . . . . . . . . .185 Fault Status Register (FSR) . . . . . . . . . . . . . . . . . . . . . . . .188 Fault Acknowledge Register (FTACK) . . . . . . . . . . . . . . . .190 PWM Output Control Register (PWMOUT) . . . . . . . . . . . .191 PWM Clock Cycle and PWM Cycle Definitions . . . . . . . . .193 PWM Load Cycle/Frequency Definition . . . . . . . . . . . . . . .193 10-1 10-2 10-3 10-4 10-5 Monitor Mode Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .197 Monitor Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199 Sample Monitor Waveforms . . . . . . . . . . . . . . . . . . . . . . . .199 Read Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 Break Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 MC68HC908MR24 -- Rev. 1.0 General Release Specification List of Figures For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... 9-20 9-21 9-22 9-23 9-24 Title N O N - D I S C L O S U R E Figure R E Q U I R E D List of Figures Freescale Semiconductor, Inc. R E Q U I R E D List of Figures Figure 11-1 11-2 11-3 11-4 11-5 A G R E E M E N T Freescale Semiconductor, Inc... Page TIMA Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .207 PWM Period and Pulse Width . . . . . . . . . . . . . . . . . . . . . .214 TIMA Status and Control Register (TASC). . . . . . . . . . . . .222 TIMA Counter Registers (TACNTH and TACNTL) . . . . . . .224 TIMA Counter Modulo Registers (TAMODH and TAMODL) . . . . . . . . . . . . . . . . . . . . . . .225 TIMA Channel Status and Control Registers (TASC0-TASC3) . . . . . . . . . . . .226 CHxMAX Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .231 TIMA Channel Registers (TACH0H/L-TACH3H/L) . . . . . .232 11-6 N O N - D I S C L O S U R E Title 11-7 11-8 12-1 12-2 12-3 12-4 12-5 12-6 12-7 12-8 TIMB Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .237 PWM Period and Pulse Width . . . . . . . . . . . . . . . . . . . . . .243 TIMB Status and Control Register (TBSC). . . . . . . . . . . . .250 TIMB Counter Registers (TBCNTH and TBCNTL) . . . . . . .252 TIMB Counter Modulo Registers (TMODH and TMODL) . .253 TIMB Channel Status and Control Registers (TBSC0-TBSC1) . . . . . . . . . . . .254 CHxMAX Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .258 TIMB Channel Registers (TBCH0H/L-TBCH1H/L) . . . . . .259 13-1 13-2 13-3 13-4 13-5 13-6 13-7 13-8 13-9 13-10 13-11 13-12 13-13 13-14 13-15 SPI Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .264 SPI I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . .265 Full-Duplex Master-Slave Connections . . . . . . . . . . . . . . .266 Transmission Format (CPHA = 0) . . . . . . . . . . . . . . . . . . .269 CPHA/SS Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .269 Transmission Format (CPHA = 1) . . . . . . . . . . . . . . . . . . .270 Transmission Start Delay (Master) . . . . . . . . . . . . . . . . . . .272 SPRF/SPTE CPU Interrupt Timing. . . . . . . . . . . . . . . . . . .273 Overflow Condition with DMA Service of SPRF . . . . . . . . .276 Missed Read of Overflow Condition . . . . . . . . . . . . . . . . . .276 Clearing SPRF When OVRF Interrupt Is Not Enabled . . . .277 SPI Interrupt Request Generation . . . . . . . . . . . . . . . . . . .281 CPHA/SS Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .286 SPI Control Register (SPCR) . . . . . . . . . . . . . . . . . . . . . . .288 SPI Status and Control Register (SPSCR). . . . . . . . . . . . .291 General Release Specification MC68HC908MR24 -- Rev. 1.0 List of Figures For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Page 13-16 SPI Data Register (SPDR) . . . . . . . . . . . . . . . . . . . . . . . . .294 14-1 14-2 14-3 14-4 14-5 14-6 14-7 14-8 14-9 14-10 14-11 14-12 14-13 14-14 SCI Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .297 SCI I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . .298 SCI Data Formats. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 SCI Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .301 SCI Receiver Block Diagram . . . . . . . . . . . . . . . . . . . . . . .304 Receiver Data Sampling. . . . . . . . . . . . . . . . . . . . . . . . . . .306 SCI Control Register 1 (SCC1) . . . . . . . . . . . . . . . . . . . . .312 SCI Control Register 2 (SCC2) . . . . . . . . . . . . . . . . . . . . .315 SCI Control Register 3 (SCC3) . . . . . . . . . . . . . . . . . . . . .318 SCI Control Register 3 (SCC3) . . . . . . . . . . . . . . . . . . . . .320 Flag Clearing Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . .323 SCI Status REgister 2 (SCS2) . . . . . . . . . . . . . . . . . . . . . .324 SCI Data Register (SCDR). . . . . . . . . . . . . . . . . . . . . . . . .325 SCI Baud Rate Register (SCBR) . . . . . . . . . . . . . . . . . . . .325 15-1 15-2 15-3 15-4 15-5 15-6 15-7 15-8 15-9 15-10 15-12 15-11 15-13 15-14 15-15 15-16 15-17 15-18 I/O Port Register Summary . . . . . . . . . . . . . . . . . . . . . . . .330 Port A Data Register (PTA) . . . . . . . . . . . . . . . . . . . . . . . .332 Data Direction Register A (DDRA) . . . . . . . . . . . . . . . . . . .333 Port A I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333 Port B Data Register (PTB) . . . . . . . . . . . . . . . . . . . . . . . .335 Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . .336 Port B I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .336 Port C Data Register (PTC) . . . . . . . . . . . . . . . . . . . . . . . .338 Data Direction Register C (DDRC) . . . . . . . . . . . . . . . . . . .339 Port C I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .339 Port D Input Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .341 Port D Data Register (PTD) . . . . . . . . . . . . . . . . . . . . . . . .341 Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . .342 Data Direction Register 3 (DDRE) . . . . . . . . . . . . . . . . . . .343 Port E I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .343 Port F Data Register (PTF) . . . . . . . . . . . . . . . . . . . . . . . .345 Data Direction Register F (DDRF) . . . . . . . . . . . . . . . . . . .346 Port F I/O Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .346 MC68HC908MR24 -- Rev. 1.0 General Release Specification List of Figures For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Title N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Figure R E Q U I R E D List of Figures Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D List of Figures Figure Title Page 16-1 16-2 16-3 COP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .350 COP I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . .350 COP Control Register (COPCTL). . . . . . . . . . . . . . . . . . . .352 17-1 17-2 17-3 17-4 IRQ Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .356 IRQ I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . .356 IRQ Interrupt Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . .358 IRQ Status and Control Register (ISCR) . . . . . . . . . . . . . .361 18-1 18-2 18-3 LVI Module Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . .364 LVI I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . .364 LVI Satus and Control Register (LVISCR) . . . . . . . . . . . . .366 19-1 19-2 19-3 19-4 19-8 19-9 ADC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .371 8-Bit Truncation Mode Error . . . . . . . . . . . . . . . . . . . . . . . .374 ADC Status and Control Register (ADSCR). . . . . . . . . . . .378 ADC Data Register High (ADRH) Left Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .381 ADC Data Register High (ADRH) Right Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .381 ADC Data Register Low (ADRL) Left Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .382 ADC Data Register Low (ADRL) Right Justified Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .382 ADC Data Register Low (ADRL) 8-Bit Mode . . . . . . . . . . .383 ADC Clock Register (ADCLK) . . . . . . . . . . . . . . . . . . . . . .383 20-1 POR Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .386 21-1 21-2 SPI Master Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .394 SPI Slave Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395 22-1 MC68HC908MR24FU . . . . . . . . . . . . . . . . . . . . . . . . . . . .400 19-5 19-6 19-7 General Release Specification MC68HC908MR24 -- Rev. 1.0 List of Figures For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... Table Title Page 2-1 Vector Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51 4-1 4-2 Charge Pump Clock Frequency . . . . . . . . . . . . . . . . . . . . . . .59 Erase Block Sizes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 6-1 6-2 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . .80 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .88 7-1 7-2 Signal Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . .92 PIN Bit Set Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95 8-1 VCO Frequency Multiplier (N) Selection. . . . . . . . . . . . . . . .130 9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-9 9-10 9-11 Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .142 PWM Prescaler. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 PWM Reload Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . .146 PWM Data Overflow and Underflow Conditions. . . . . . . . . .150 Current Sense Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .158 Correction Methods . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .159 OUTx Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .163 Correction Methods . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .181 PWM Reload Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . .183 PWM Prescaler. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .184 OUTx Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .192 10-1 10-2 10-3 Mode Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .198 Mode Differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199 READ (Read Memory) Command . . . . . . . . . . . . . . . . . . . .201 MC68HC908MR24 -- Rev. 1.0 General Release Specification List of Tables For More Information On This Product, Go to: www.freescale.com A G R E E M E N T List of Tables N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D List of Tables Table Title Page 10-4 10-5 10-6 10-7 10-8 10-9 WRITE (Write Memory) Command. . . . . . . . . . . . . . . . . . . .202 IREAD (Indexed Read) Command . . . . . . . . . . . . . . . . . . . .202 IWRITE (Indexed Write) Command . . . . . . . . . . . . . . . . . . .203 READSP (Read Stack Pointer) Command. . . . . . . . . . . . . .203 RUN (Run User Program) Command. . . . . . . . . . . . . . . . . .204 Monitor Baud Rate Selection . . . . . . . . . . . . . . . . . . . . . . . .204 11-1 11-2 11-3 TIM I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . . .208 Prescaler Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .223 Mode, Edge, and Level Selection. . . . . . . . . . . . . . . . . . . . .230 12-1 12-2 12-3 TIMB I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . .238 Prescaler Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .251 Mode, Edge, and Level Selection. . . . . . . . . . . . . . . . . . . . .257 13-1 13-2 13-3 13-4 Pin Name Conventions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .263 SPI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .280 SPI Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .287 SPI Master Baud Rate Selection . . . . . . . . . . . . . . . . . . . . .293 14-1 14-2 14-3 14-4 14-5 14-6 14-7 Start Bit Verification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .306 Data Bit Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .307 Stop Bit Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .307 Character Format Selection . . . . . . . . . . . . . . . . . . . . . . . . .314 SCI Baud Rate Prescaling . . . . . . . . . . . . . . . . . . . . . . . . . .326 SCI Baud Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . .326 SCI Baud Rate Selection Examples . . . . . . . . . . . . . . . . . . .327 15-1 15-2 15-3 15-4 15-5 15-6 Port A Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .334 Port B Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .337 Port C Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .340 Port D Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342 Port E Pin Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .344 Port F Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .347 General Release Specification MC68HC908MR24 -- Rev. 1.0 List of Tables For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Table Title Page LVIOUT Bit Indication . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .366 19-1 19-2 Mux Channel Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .380 ADC Clock Divide Ratio . . . . . . . . . . . . . . . . . . . . . . . . . . . .384 23-1 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .401 N O N - D I S C L O S U R E A G R E E M E N T Freescale Semiconductor, Inc... 18-1 R E Q U I R E D List of Tables MC68HC908MR24 -- Rev. 1.0 General Release Specification List of Tables For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D List of Tables General Release Specification MC68HC908MR24 -- Rev. 1.0 List of Tables For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 1.1 Contents 1.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 1.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 1.4 MCU Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31 1.5 Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33 1.5.1 Power Supply Pins (VDD and VSS) . . . . . . . . . . . . . . . . . . .34 1.5.2 Oscillator Pins (OSC1 and OSC2) . . . . . . . . . . . . . . . . . . .34 1.5.3 External Reset Pin (RST) . . . . . . . . . . . . . . . . . . . . . . . . . .34 1.5.4 External Interrupt Pin (IRQ1/VPP) . . . . . . . . . . . . . . . . . . . .35 1.5.5 CGM Power Supply Pins (VDDA and VSSA). . . . . . . . . . . . .35 1.5.6 External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . . .35 1.5.7 Analog Power Supply Pins (VDDAD and VSSAD) . . . . . . . . .35 1.5.8 ADC Voltage Decoupling Capacitor Pin (VREFH) . . . . . . . .35 1.5.9 ADC Voltage Reference Low Pin (VREFL) . . . . . . . . . . . . . .36 1.5.10 Port A Input/Output (I/O) Pins (PTA7-PTA0) . . . . . . . . . . .36 1.5.11 Port B I/O Pins (PTB7/ATD7-PTB0/ATD0). . . . . . . . . . . . .36 1.5.12 Port C I/O Pins (PTC6-PTC2 and PTC1/ATD9-PTC0/ATD8) . . . . . . . . . . . . . . . . . . .36 1.5.13 Port D Input-Only Pins (PTD6/IS3-PTD4/IS1 and PTD3/FAULT4-PTD0/FAULT1) . . . . . . . . . . . . . . .36 1.5.14 PWM Pins (PWM6-PWM1). . . . . . . . . . . . . . . . . . . . . . . . .37 1.5.15 PWM Ground Pin (PWMGND) . . . . . . . . . . . . . . . . . . . . . .37 1.5.16 Port E I/O Pins (PTE7/TCH3A-PTE3/TCLKA and PTE2/TCH1B-PTE0/TCLKB) . . . . . . . . . . . . . . . . .37 1.5.17 Port F I/O Pins (PTF5/TxD-PTF4/RxD and PTF3/MISO-PTF0/SPSCK) . . . . . . . . . . . . . . . . . .37 MC68HC908MR24 -- Rev. 1.0 General Release Specification General Description For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 1. General Description N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D General Description 1.2 Introduction The MC68HC908MR24 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types. 1.3 Features Features of the MC68HC908MR24: * High-performance M68HC08 architecture * Fully upward-compatible object code with M6805, M146805, and M68HC05 Families * 8-MHz internal bus frequency * 24 Kbytes of on-chip electrically erasable programmable readonly memory (FLASH) * On-chip programming firmware for use with host personal computer * FLASH data security1 * 768 bytes of on-chip RAM * 12-bit, 6-channel center-aligned or edge-aligned pulse width modulator (PWMMC) * Serial peripheral interface module (SPI) * Serial communications interface module (SCI) * 16-bit, 4-channel timer interface module (TIMA) * 16-bit, 2-channel timer interface module (TIMB) * Clock generator module (CGM) * Digitally filtered low-voltage inhibit (LVI) 1. No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the EPROM/OTPROM difficult for unauthorized users. General Release Specification MC68HC908MR24 -- Rev. 1.0 General Description For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * System protection features - Optional computer operating properly (COP) reset - Low-voltage detection with optional reset - Illegal opcode detection with optional reset - Illegal address detection with optional reset - Fault detection with optional PWM disabling * 64-pin plastic quad flat pack (QFP) * Low-power design (fully static with wait mode) * Master reset pin and power-on reset Features of the CPU08 include: * Enhanced HC05 programming model * Extensive loop control functions * 16 addressing modes (eight more than the HC05) * 16-bit index register and stack pointer * Memory-to-memory data transfers * Fast 8 x 8 multiply instruction * Fast 16/8 divide instruction * Binary-coded decimal (BCD) instructions * Optimization for controller applications * C language support 1.4 MCU Block Diagram Figure 1-1 shows the structure of the MC68HC908MR24. MC68HC908MR24 -- Rev. 1.0 General Release Specification General Description For More Information On This Product, Go to: www.freescale.com R E Q U I R E D 10-bit, 10-channel analog-to-digital converter (ADC) A G R E E M E N T * N O N - D I S C L O S U R E Freescale Semiconductor, Inc... General Description MCU Block Diagram ARITHMETIC/LOGIC UNIT (ALU) General Release Specification General Description For More Information On This Product, Go to: www.freescale.com IRQ MODULE ANALOG-TO-DIGITAL CONVERTER MODULE RST IRQ1 VDDAD VSSAD VREFL VREFH VSS VDD VDDA VSSA POWER PULSE WIDTH MODULATOR MODULE SYSTEM INTEGRATION MODULE PWMGND PWM6-PWM1 CLOCK GENERATOR MODULE OSC1 OSC2 CGMXFC USER FLASH VECTOR SPACE -- 46 BYTES MONITOR ROM -- 240 BYTES USER RAM -- 768 BYTES USER FLASH -- 24,064 BYTES CONTROL AND STATUS REGISTERS -- 112 BYTES CPU REGISTERS M68HC08 CPU Figure 1-1. MCU Block Diagram PTF0/SPSCK PTF5/TxD PTF4/RxD PTF3/MISO PTF2/MOSI PTF1/SS POWER-ON RESET MODULE SERIAL PERIPHERAL INTERFACE MODULE SERIAL COMMUNICATIONS INTERFACE MODULE TIMER INTERFACE MODULE B TIMER INTERFACE MODULE A COMPUTER OPERATING PROPERLY MODULE LOW-VOLTAGE INHIBIT MODULE INTERNAL BUS PTC6 PTC5 PTC4 PTC3 PTC2 PTC1/ATD9 PTC0/ATD8 PTD6/IS3 PTD5/IS2 PTD4/IS1 PTD3/FAULT4 PTD2/FAULT3 PTD1/FAULT2 PTD0/FAULT1 PTE7/TCH3A PTE6/TCH2A PTE5/TCH1A PTE4/TCH0A PTE3/TCLKA PTE2/TCH1B PTE1/TCH0B PTE0/TCLKB PTB7/ATD7 PTB6/ATD6 PTB5/ATD5 PTB4/ATD4 PTB3/ATD3 PTB2/ATD2 PTB1/ATD1 PTB0/ATD0 PTA7-PTA0 R E Q U I R E D DDRA DDRB DDRC DDRE DDRF Freescale Semiconductor, nc... A G R E E M E IN T PTF PTA PTB PTC PTD PTE N O N - D I S C L O S U R E Freescale Semiconductor, Inc. General Description MC68HC908MR24 -- Rev. 1.0 Freescale Semiconductor, Inc. R E Q U I R E D General Description Pin Assignments 1.5 Pin Assignments PTA5 PTA4 PTA3 PTA2 PTA1 PTA0 VSSA OSC2 OSC1 CGMXFC VDDA 60 59 58 57 56 55 54 53 52 51 50 49 IRQ1 VDDAD 9 40 VDD VSSAD 10 39 PTE7/TCH3A VREFL 11 38 PTE6/TCH2A VREFH 12 37 PTE5/TCH1A PTC2 13 36 PTE4/TCH0A PTC3 14 35 PTE3/TCLKA PTC4 15 34 PTE2/TCH1B 16 33 PTE1/TCH0B PTE0/TCLKB 32 PTC5 31 VSS PWM6 41 30 8 PWM5 PTC1/ATD9 29 PTF0/SPSCK PWMGND 42 28 7 PWM4 PTC0/ATD8 27 PTF1/SS PWM3 43 26 6 PWM2 PTB7/ATD7 25 PTF2/MOSI PWM1 44 24 5 PTD6/IS3 PTB6/ATD6 23 PTF3/MISO PTD5/IS2 45 22 4 PTD4/IS1 PTB5/ATD5 21 PTF4/RxD PTD3/FAULT4 46 20 3 PTD2/FAULT3 PTB4/ATD4 19 PTF5/TxD PTD1/FAULT2 47 18 2 PTD0/FAULT1 PTB3/ATD3 Figure 1-2. QFP Pin Assignments MC68HC908MR24 -- Rev. 1.0 General Release Specification General Description For More Information On This Product, Go to: www.freescale.com A G R E E M E N T PTA6 61 48 N O N - D I S C L O S U R E PTA7 62 1 PTC6 17 Freescale Semiconductor, Inc... PTB2/ATD2 RST PTB0/ATD0 63 64 PTB1/ATD1 Figure 1-2 shows the 64-pin QFP pin assignments. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D General Description 1.5.1 Power Supply Pins (VDD and VSS) VDD and VSS are the power supply and ground pins. The MCU operates from a single power supply. Fast signal transitions on MCU pins place high, short-duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU as Figure 1-3 shows. Place the C1 bypass capacitor as close to the MCU as possible. Use a high-frequency-response ceramic capacitor for C1. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels. MCU VDD VSS C1 0.1 F + C2 VDD NOTE: Component values shown represent typical applications. Figure 1-3. Power Supply Bypassing 1.5.2 Oscillator Pins (OSC1 and OSC2) The OSC1 and OSC2 pins are the connections for the on-chip oscillator circuit. (See Section 8. Clock Generator Module (CGM).) 1.5.3 External Reset Pin (RST) A logic 0 on the RST pin forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven low when General Release Specification MC68HC908MR24 -- Rev. 1.0 General Description For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... IRQ1 is an asynchronous external interrupt pin. (See Section 17. External Interrupt (IRQ).) IRQ1 is also the FLASH programming power pin. (See Section 2. Memory Map.) 1.5.5 CGM Power Supply Pins (VDDA and VSSA) VDDA and VSSA are the power supply pins for the analog portion of the clock generator module (CGM). Decoupling of these pins should be as per the digital supply. (See Section 8. Clock Generator Module (CGM).) 1.5.6 External Filter Capacitor Pin (CGMXFC) CGMXFC is an external filter capacitor connection for the CGM. (See Section 8. Clock Generator Module (CGM).) 1.5.7 Analog Power Supply Pins (VDDAD and VSSAD) VDDAD and VSSAD are the power supply pins for the analog-to-digital converter.Decoupling of these pins should be as per the digital supply. (See Section 19. Analog-to-Digital Converter (ADC).) 1.5.8 ADC Voltage Decoupling Capacitor Pin (VREFH) VREFH is the power supply for setting the reference voltage VREFH. Connect the VREFH pin to the same voltage potential as VDDAD. (See Section 19. Analog-to-Digital Converter (ADC).) MC68HC908MR24 -- Rev. 1.0 General Release Specification General Description For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 1.5.4 External Interrupt Pin (IRQ1) N O N - D I S C L O S U R E any internal reset source is asserted. (See Section 7. System Integration Module (SIM).) R E Q U I R E D General Description Pin Assignments Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D General Description 1.5.9 ADC Voltage Reference Low Pin (VREFL) VREFL is the lower reference supply for the ADC. Connect the VREFL pin to the same voltage potential as VSSAD. (See Section 19. Analog-toDigital Converter (ADC).) 1.5.10 Port A Input/Output (I/O) Pins (PTA7-PTA0) PTA7-PTA0 are general-purpose bidirectional I/O port pins. (See Section 15. Input/Output (I/O) Ports.) 1.5.11 Port B I/O Pins (PTB7/ATD7-PTB0/ATD0) Port B is an 8-bit special function port that shares all eight pins with the analog-to-digital converter (ADC). (See Section 19. Analog-to-Digital Converter (ADC) and (See Section 15. Input/Output (I/O) Ports.).) 1.5.12 Port C I/O Pins (PTC6-PTC2 and PTC1/ATD9-PTC0/ATD8) PTC6-PTC2 are general-purpose bidirectional I/O port pins. (See Section 15. Input/Output (I/O) Ports.) PTC1/ATD9-PTC0/ATD8 are special function port pins that are shared with the analog-to-digital converter (ADC). (See Section 19. Analog-to-Digital Converter (ADC) and Section 15. Input/Output (I/O) Ports.) 1.5.13 Port D Input-Only Pins (PTD6/IS3-PTD4/IS1 and PTD3/FAULT4-PTD0/FAULT1) PTD6/IS3-PTD4/IS1 are special function input-only port pins that also serve as current sensing pins for the pulse width modulator module (PWMMC). PTD3/FAULT4-PTD0/FAULT1 are special function port pins that also serve as fault pins for the pulse width modulator module (PWMMC). (See Section 9. Pulse Width Modulator for Motor Control (PWMMC) and Section 15. Input/Output (I/O) Ports.) General Release Specification MC68HC908MR24 -- Rev. 1.0 General Description For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 1.5.15 PWM Ground Pin (PWMGND) PWMGND is the ground pin for the pulse width modulator module (PWMMC). This dedicated ground pin is used as the ground for the six high current PWM pins. (See Section 9. Pulse Width Modulator for Motor Control (PWMMC).) 1.5.16 Port E I/O Pins (PTE7/TCH3A-PTE3/TCLKA and PTE2/TCH1B-PTE0/TCLKB) Port E is an 8-bit special function port that shares its pins with the two timer interface modules (TIMA and TIMB). (See Section 11. Timer Interface (TIMA), Section 12. Timer Interface (TIMB), and Section 15. Input/Output (I/O) Ports.) 1.5.17 Port F I/O Pins (PTF5/TxD-PTF4/RxD and PTF3/MISO-PTF0/SPSCK) Port F is a 6-bit special function port that shares two of its pins with the serial communications interface module (SCI) and four of its pins with the serial peripheral interface module (SPI). (See Section 13. Serial Peripheral Interface Module (SPI), Section 14. Serial Communications Interface Module (SCI), and Section 15. Input/Output (I/O) Ports.) MC68HC908MR24 -- Rev. 1.0 General Release Specification General Description For More Information On This Product, Go to: www.freescale.com A G R E E M E N T PWM6-PWM1 are dedicated pins used for the outputs of the pulse width modulator module (PWMMC). These are high-current sink pins. (See Section 9. Pulse Width Modulator for Motor Control (PWMMC) and Section 21. Electrical Specifications.) N O N - D I S C L O S U R E 1.5.14 PWM Pins (PWM6-PWM1) R E Q U I R E D General Description Pin Assignments Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D General Description General Release Specification MC68HC908MR24 -- Rev. 1.0 General Description For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 2.1 Contents 2.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 2.3 Unimplemented Memory Locations . . . . . . . . . . . . . . . . . . . . .39 2.4 Reserved Memory Locations . . . . . . . . . . . . . . . . . . . . . . . . . .40 2.5 I/O Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40 2.6 Monitor ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52 2.2 Introduction The CPU08 can address 64 Kbytes of memory space. The memory map, shown in Figure 2-1, includes: * 24 Kbytes of FLASH * 768 bytes of RAM * 46 bytes of user-defined vectors * 240 bytes of monitor ROM 2.3 Unimplemented Memory Locations Some addresses are unimplemented. Accessing an unimplemented address can cause an illegal address reset if illegal address resets are enabled. In the memory map and in the input/output (I/O) register summary, unimplemented addresses are shaded. MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 2. Memory Map N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D Memory Map Some I/O bits are read-only: the write function is unimplemented. Writing to a read-only I/O bit has no effect on MCU operation. In register figures, the write function of read-only bits is shaded. Similarly, some I/O bits are write-only: the read function is unimplemented. Reading of write-only I/O bits has no effect on MCU operation. In register figures the read function of write-only bits is shaded. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T 2.4 Reserved Memory Locations Some addresses are reserved. Writing to a reserved address can have unpredictable effects on MCU operation. In the memory map and in the I/O register summary, reserved addresses are marked with the word reserved. Some I/O bits are reserved. Writing to a reserved bit can have unpredictable effects on MCU operation. In register figures, reserved bits are marked with the letter R. 2.5 I/O Section Addresses $0000-$005F, shown in Figure 2-2, contain most of the control, status, and data registers. Additional I/O registers have these addresses: * $FE00 (SIM break status register, SBSR) * $FE01 (SIM reset status register, SRSR) * $FE03 (SIM break flag control register, SBFCR) * $FE08 (FLASH control register, FLCR) * $FE0F (LVI status and control register, LVISCR) * $FF80 (FLASH block protect register, FLBPR) * $FFFF (COP control register, COPCTL) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. RAM -- 768 BYTES UNIMPLEMENTED -- 40,096 BYTES FLASH -- 24,064 BYTES SIM BREAK STATUS REGISTER (SBSR) SIM RESET STATUS REGISTER (SRSR) RESERVED SIM BREAK FLAG CONTROL REGISTER (SBFCR) RESERVED RESERVED RESERVED RESERVED FLASH CONTROL REGISTER (FLCR) UNIMPLEMENTED UNIMPLEMENTED UNIMPLEMENTED UNIMPLEMENTED UNIMPLEMENTED UNIMPLEMENTED LVI STATUS AND CONTROL REGISTER (LVISCR) MONITOR ROM -- 240 BYTES UNIMPLEMENTED -- 192 BYTES VECTORS -- 46 BYTES Figure 2-1. Memory Map MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T I/O REGISTERS -- 96 BYTES N O N - D I S C L O S U R E Freescale Semiconductor, Inc... $0000 $005F $0060 $035F $0360 $9FFF $A000 $FDFF $FE00 $FE01 $FE02 $FE03 $FE04 $FE05 $FE06 $FE07 $FE08 $FE09 $FE0A $FE0B $FE0C $FE0D $FE0E $FE0F $FE10 $FEFF $FF00 $FFD1 $FFD2 $FFFF R E Q U I R E D Memory Map I/O Section Freescale Semiconductor, Inc. R E Q U I R E D Memory Map Addr. Register Name Read: PTA7 Port A Data Register Write: (PTA) Reset: $0000 Read: PTB7 Port B Data Register Write: (PTB) Reset: $0001 Read: Port C Data Register Write: (PTC) Reset: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T $0002 Read: Port D Data Register Write: (PTD) Reset: $0003 $0004 $0005 $0006 $0007 Bit 7 0 R $0008 $0009 3 2 1 Bit 0 PTA6 PTA5 PTA4 PTA3 PTA2 PTA1 PTA0 PTB2 PTB1 PTB0 PTC2 PTC1 PTC0 Unaffected by reset PTB6 PTB5 PTB4 PTB3 Unaffected by reset PTC6 PTC5 PTC4 PTC3 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0 R R R R R R R R Unaffected by reset DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0 0 0 0 0 0 0 0 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0 0 0 0 0 0 0 0 DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R R R R R R R R 0 0 0 0 0 0 0 0 PTE6 PTE5 PTE4 PTE3 PTE2 PTE1 PTE0 PTF2 PTF1 PTF0 0 R Read: PTE7 Port E Data Register Write: (PTE) Reset: Read: Port F Data Register Write: (PTF) Reset: 4 0 Read: DDRB7 Data Direction Register B Write: (DDRB) Reset: 0 Read: Data Direction Register D Write: (DDRD) Reset: 5 Unaffected by reset Read: DDRA7 Data Direction Register A Write: (DDRA) Reset: 0 Read: Data Direction Register C Write: (DDRC) Reset: 6 Unaffected by reset 0 0 R R PTF5 PTF4 PTF3 Unaffected by reset $000A Unimplemented $000B Unimplemented U = Undetermined X = Indeterminate R = Reserved Bold = Buffered Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 9) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. $000D Freescale Semiconductor, Inc... $000E $000F $0010 $0011 $0012 Bit 7 Read: DDRE7 Data Direction Register E Write: (DDRE) Reset: 0 Read: Data Direction Register F Write: (DDRF) Reset: 6 5 4 3 2 1 Bit 0 DDRE6 DDRE5 DDRE4 DDRE3 DDRE2 DDRE1 DDRE0 0 0 0 0 0 0 0 DDRF5 DDRF4 DDRF3 DDRF2 DDRF1 DDRF0 0 0 0 0 0 0 0 0 TRST R PS2 PS1 PS0 0 0 R R Read: TIMA Status/Control Register Write: (TASC) Reset: TOF TOIE TSTOP 0 0 1 0 0 0 0 0 Read: TIMA Counter Register High Write: (TACNTH) Reset: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 R R R R R R R R 0 0 0 0 0 0 0 0 Read: TIMA Counter Register Low Write: TACNTL) Reset: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R R R R R R R R 0 0 0 0 0 0 0 0 14 13 12 11 10 9 Bit 8 1 1 1 1 1 1 1 Bit 7 6 5 4 3 2 1 Bit 0 1 1 1 1 1 1 1 1 CH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX 0 0 0 0 0 0 0 14 13 12 11 10 9 Bit 8 2 1 Bit 0 0 TIMA Counter Modulo Reg. Read: Bit 15 High Write: (TAMODH) Reset: 1 TIMA Counter Modulo Reg. Read: Low Write: (TAMODL) Reset: $0013 TIMA Channel 0 Read: CH0F Status/Control Write: 0 Register (TASC0) Reset: 0 Read: Bit 15 TIMA Channel 0 Register High $0014 Write: (TACH0H) Reset: Read: TIMA Channel 0 Register Low $0015 Write: (TACH0L) Reset: $0016 Bit 7 TIMA Channel 1 Read: CH1F Status/Control Write: 0 Register (TASC1) Reset: 0 X = Indeterminate 6 5 4 3 Indeterminate after reset Read: Bit 15 TIMA Channel 1 Register High $0017 Write: (TACH1H) Reset: U = Undetermined Indeterminate after reset R CH1IE 0 R MS1A ELS1B ELS1A TOV1 CH1MAX 0 0 0 0 0 0 0 14 13 12 11 10 9 Bit 8 Indeterminate after reset = Reserved Bold = Buffered Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 9) MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T $000C Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Memory Map I/O Section Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Memory Map Addr. Register Name Read: TIMA Channel 1 Register Low $0018 Write: (TACH1L) Reset: Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 6 5 4 3 2 1 Bit 0 Indeterminate after reset TIMA Channel 2 Read: CH2F Status/Control Write: 0 Register (TASC2) Reset: 0 $0019 Read: Bit 15 TIMA Channel 2 Register High $001A Write: (TACH2H) Reset: Read: TIMA Channel 2 Register Low $001B Write: (TACH2L) Reset: $001C Bit 7 Read: Bit 15 TIMA Channel 3 Register High $001D Write: (TACH3H) Reset: $001F $0020 $0021 $0022 MS2B MS2A ELS2B ELS2A TOV2 CH2MAX 0 0 0 0 0 0 0 14 13 12 11 10 9 Bit 8 2 1 Bit 0 Indeterminate after reset 6 5 Bit 7 0 CH3IE R ELS3B ELS3A TOV3 CH3MAX 0 0 0 0 0 0 14 13 12 11 10 9 Bit 8 2 1 Bit 0 Indeterminate after reset 6 5 4 3 INDEP LVIRST LVIPWR Bit 1 COPD 0 0 0 0 0 DISX DISY PWMINT PWMF ISENS1 ISENS0 LDOK PWMEN 0 0 0 0 0 0 0 0 IPOL1 IPOL2 IPOL3 PRSC1 PRSC0 0 0 0 0 0 0 FINT3 FMODE3 FINT2 FMODE2 0 0 0 0 Bold = Buffered LDFQ0 0 Read: FINT4 FMODE4 Fault Control Register Write: (FCR) Reset: 0 0 X = Indeterminate MS3A Indeterminate after reset Read: LDFQ1 PWM Control Register 2 Write: (PCTL2) Reset: 0 U = Undetermined 3 0 Read: EDGE BONTNEG TOPNEG Mask Option Register Write: (MOR) Reset: 0 0 0 Read: PWM Control Register 1 Write: (PCTL1) Reset: 4 Indeterminate after reset TIMA Channel 3 Read: CH3F Status/Control Register Write: 0 (TASC3) Reset: 0 Read: TIMA Channel 3 Register Low $001E Write: (TACH3L) Reset: CH2IE R = Reserved 0 R FINT1 FMODE1 0 0 Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 9) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Read: Fault Acknowledge Register Write: (FTACK) Reset: Read: PWM Output Control Write: (PWMOUT) Reset: Freescale Semiconductor, Inc... $0025 $0026 $0027 $0028 $0029 $002A $002B $002C $002D 6 5 4 3 2 1 Bit 0 FFLAG4 FPIN3 FFLAG3 FPIN2 FFLAG2 FPIN1 FFLAG1 R R R R R R R 0 U 0 U 0 U 0 0 0 DT6 DT5 DT4 DT3 DT2 DT1 R FTACK4 R FTACK3 R FTACK2 R FTACK1 0 0 0 0 0 0 0 0 OUTCTL OUT6 OUT5 OUT4 OUT3 OUT2 OUT1 0 0 0 0 0 0 0 0 0 0 0 0 Bit 11 Bit 10 Bit 9 Bit 8 R R R R R R R R 0 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R R R R R R R R 0 0 0 0 0 0 0 0 0 0 0 0 R R R R Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 X X X X Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 X X X X X X X X Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 0 0 0 Bold = Buffered Read: FPIN4 Fault Status Register Write: R (FSR) Reset: U $0023 $0024 Bit 7 Read: PWM Counter Register High Write: (PCNTH) Reset: Read: PWM Counter Register Low Write: (PCNTL) Reset: Read: PWM Counter Modulo Write: Register High (PMODH) Reset: Read: PWM Counter Modulo Write: Register Low (PMODL) Reset: 0 R Read: Bit 15 PWM 1 Value Register High Write: (PVAL1H) Reset: 0 Read: PWM 1 Value Register Low Write: (PVAL1L) Reset: Read: Bit 15 PWM 2 Value Register High Write: (PVAL2H) Reset: 0 Read: PWM 2 Value Register Low Write: (PVAL2L) Reset: U = Undetermined X = Indeterminate R = Reserved Figure 2-2. Control, Status, and Data Registers (Sheet 4 of 9) MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Memory Map I/O Section Freescale Semiconductor, Inc. R E Q U I R E D Memory Map Addr. $002E $002F N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T $0030 $0031 $0032 $0033 $0034 $0035 $0036 $0037 $0038 Register Name Bit 7 6 5 4 3 2 1 Bit 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 0 0 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 1 1 1 1 1 1 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 1 1 1 1 1 1 1 ENSCI TXINV M WAKE ILTY PEN PTY 0 0 0 0 0 0 0 Bold = Buffered Read: Bit 15 PWM 3 Value Register High Write: (PVAL3H) Reset: 0 Read: PWM 3 Value Register Low Write: (PVAL3L) Reset: Read: Bit 15 PWM 4 Value Register High Write: (PVAL4H) Reset: 0 Read: PWM 4 Value Register Low Write: (PVAL4L) Reset: Read: Bit 15 PWM 5 Value Register High Write: (PMVAL5H) Reset: 0 Read: PWM 5 Value Register Low Write: (PVAL5L) Reset: Read: Bit 15 PWM 6 Value Register High Write: (PVAL6H) Reset: 0 Read: PWM 6 Value Register Low Write: (PMVAL6L) Reset: Read: Dead Timer Write-Once Write: Register (DEADTM) Reset: PWM Disable Mapping Read: Write-Once Register Write: (DISMAP) Reset: Read: LOOPS SCI Control Register 1 Write: (SCC1) Reset: 0 U = Undetermined X = Indeterminate R = Reserved Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 9) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. $003A Freescale Semiconductor, Inc... $003B $003C 6 5 4 3 2 1 Bit 0 TCIE SCRIE ILIE TE RE RWU SBK 0 0 0 0 0 0 0 0 0 R R ORIE NEIE FEIE PEIE U 0 0 0 0 0 0 TC SCRF IDLE OR NF FE PE R R R R R R R 1 0 0 0 0 0 0 0 0 0 0 0 0 BKF RPF R R R R R R R R 0 0 0 0 0 0 0 0 Read: SCI Data Register Write: (SCDR) Reset: R7 R6 R5 R4 R3 R2 R1 R0 T7 T6 T5 T4 T3 T2 T1 T0 Read: SCI Baud Rate Register Write: (SCBR) Reset: 0 0 R R SCR2 SCR1 SCR0 0 0 0 0 Read: SCTIE SCI Control Register 2 Write: (SCC2) Reset: 0 Read: SCI Control Register 3 Write: (SCC3) Reset: $003F $0040 $0041 $0042 R8 R U Read: SCTE SCI Status Register 1 Write: R (SCS1) Reset: 1 Read: SCI Status Register 2 Write: (SCS2) Reset: $003D $003E Bit 7 Read: IRQ Status/Control Register Write: (ISCR) Reset: Unaffected by reset Read: ADC Data Register Low Write: (ADRL) Reset: $0043 U = Undetermined SCP0 0 0 0 0 0 0 0 R R R R 0 0 0 0 0 0 0 0 AIEN ADCO ADCH4 ADCH3 ADCH2 ADCH1 ADCH0 0 0 0 0 0 0 0 0 0 0 0 0 0 AD9 AD8 R R R R R R R R 0 0 0 0 0 0 0 0 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 R R R R R R R R 0 0 0 0 0 0 0 0 ADIV1 ADIV0 ADICLK MODE1 MODE0 0 0 0 0 0 0 0 Bold = Buffered Read: ADIV2 ADC Clock Register Write: (ADCLK) Reset: 0 X = Indeterminate 0 SCP1 Read: COCO/ ADC Status and Control Write: IDMAS Register (ADSCR) Reset: 0 Read: ADC Data Register High Write: (ADRH) Reset: T8 R = Reserved R 0 IRQ1F 0 ACK1 IMASK1 MODE1 0 R 0 Figure 2-2. Control, Status, and Data Registers (Sheet 6 of 9) MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T $0039 Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Memory Map I/O Section Freescale Semiconductor, Inc. R E Q U I R E D Memory Map Addr. Register Name A G R E E M E N T Freescale Semiconductor, Inc... 5 4 3 2 1 Bit 0 DMAS SPMSTR CPOL CPHA SPWOM SPE SPTIE 0 1 0 0 0 0 0 OVRF MODF SPTE R R R MODFEN SPR1 SPR0 0 0 0 1 0 0 0 R7 R6 R5 R4 R3 R2 R1 R0 T7 T6 T5 T4 T3 T2 T1 T0 PS2 PS1 PS0 SPI Status and Control Read: SPRF Register Write: R (SPSCR) Reset: 0 Read: SPI Data Register Write: (SPDR) Reset: $0046 N O N - D I S C L O S U R E 6 Read: SPRIE SPI Control Register Write: (SPCR) Reset: 0 $0044 $0045 Bit 7 ERRIE Unaffected by reset $0047 Unimplemented $0048 Unimplemented $0049 Unimplemented $004A Unimplemented $004B Unimplemented $004C Unimplemented $004D Unimplemented $004E Unimplemented $004F Unimplemented $0050 Unimplemented Read: TIMB Status/Control Register $0051 Write: (TBSC) Reset: $0052 TOF 0 0 Read: Bit 15 TIMB Counter Register High Write: R (TBCNTH) Reset: 0 U = Undetermined X = Indeterminate R 0 0 TRST R 1 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 R R R R R R R 0 0 0 0 0 0 0 Bold = Buffered TOIE TSTOP 0 = Reserved Figure 2-2. Control, Status, and Data Registers (Sheet 7 of 9) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. $0054 Freescale Semiconductor, Inc... $0055 $0056 Read; TIMB Counter Register Low Write: (TBCNTL) Reset: Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R R R R R R R R 0 0 0 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 1 1 1 1 1 1 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 1 1 1 1 1 1 1 CH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX 0 0 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 2 Bit 1 Bit 0 TIMB Counter Modulo Read: Bit 15 Register High Write: (TBMODH) Reset: 1 TIMB Counter Modulo Read: Register Low Write: (TBMODL) Reset: TIMB Channel 0 Read: CH0F Status/Control Register Write: 0 (TBSC0) Reset: 0 Read: Bit 15 TIMB Channel 0 Register High $0057 Write: (TBCH0H) Reset: Read: TIMB Channel 0 Register Low $0058 Write: (TBCH0L) Reset: $0059 Bit 7 Read: Bit 15 TIMB Channel 1 Register High $005A Write: (TBCH1H) Reset: Bit 7 CH1IE Bit 3 0 R MS1A ELS1B ELS1A TOV1 CH1MAX 0 0 0 0 0 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 2 Bit 1 Bit 0 1 1 1 1 R R R R 1 1 1 1 0 0 0 0 R R R R 0 0 0 Indeterminate after reset Bit 6 Bit 5 Bit 4 Bit 3 Indeterminate after reset Read: AUTO PLL Bandwidth Control Write: Register (PBWC) Reset: 0 LOCK X = Indeterminate Bit 4 0 PLLF U = Undetermined Bit 5 0 Read: PLLIE PLL Control Register Write: (PCTL) Reset: 0 $005C $005D Bit 6 Indeterminate after reset TIMB Channel 1 Read: CH1F Status/Control Register Write: 0 (TBSC1) Reset: 0 Read: TIMB Channel 1 Register Low $005B Write: (TBCH1L) Reset: Indeterminate after reset R R 0 R 0 = Reserved PLLON BCS 1 0 ACQ XLD 0 0 0 Bold = Buffered Figure 2-2. Control, Status, and Data Registers (Sheet 8 of 9) MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T $0053 Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Memory Map I/O Section Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Memory Map Addr. $005E Register Name Bit 7 Read: MUL7 PLL Programming Register Write: (PPG) Reset: 0 6 5 4 3 2 1 Bit 0 MUL6 MUL5 MUL4 VRS7 VRS6 VRS5 VRS4 1 1 0 0 1 1 0 R SBSW R $005F $FE00 $FE01 Unimplemented Read: SIM Break Status Register Write: (SBSR) Reset: Read: SIM Reset Status Register Write: (SRSR) Reset: R COP ILOP ILAD 0 LVI 0 R R R R R R R R 1 0 0 0 0 0 0 0 R R R R R R R FDIV0 BLK1 BLK0 HVEN VERF ERASE PGM 0 0 0 0 0 0 0 0 0 0 0 0 R R R R R $FE08 Read: LVIOUT LVI Status and Control Write: R Register (LVISCR) Reset: 0 0 R TRPSEL 0 0 0 0 0 0 0 0 0 0 0 BPR3 BPR2 BPR1 BPR0 R R R R R R R R 0 0 0 0 0 0 0 0 Read: COP Control Register Write: (COPCTL) Reset: U = Undetermined X = Indeterminate R PIN Read: FDIV1 FLASH Control Register Write: (FLCR) Reset: 0 $FFFF R POR $FE03 Read: FLASH Block Protect Register $FF80 Write: (FLBPR) Reset: R 0 Read: BCFE SIM Break Flag Control Write: Register (SBFCR) Reset: 0 $FE0F R Low byte of reset vector Clear COP counter Unaffected by reset R = Reserved Bold = Buffered Figure 2-2. Control, Status, and Data Registers (Sheet 9 of 9) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Priority Freescale Semiconductor, Inc... Low Address Vector $FFD2 SCI Transmit Vector (High) $FFD3 SCI Transmit Vector (Low) $FFD4 SCI Receive Vector (High) $FFD5 SCI Receive Vector (Low) $FFD6 SCI Error Vector (High) $FFD7 SCI Error Vector (Low) $FFD8 SPI Transmit Vector (High) $FFD9 SPI Transmit Vector (Low) $FFDA SPI Receive Vector (High) $FFDB SPI Receive Vector (Low) $FFDC A/D Vector (High) $FFDD A/D Vector (Low) $FFDE TIM B Overflow Vector (High) $FFDF TIM B Overflow Vector (Low) $FFE0 TIM B Channel 1 Vector (High) $FFE1 TIM B Channel 1 Vector (Low) $FFE2 TIM B Channel 0 Vector (High) $FFE3 TIM B Channel 0 Vector (Low) $FFE4 TIM A Overflow Vector (High) $FFE5 TIM A Overflow Vector (Low) $FFE6 TIM A Channel 3 Vector (High) $FFE7 TIM A Channel 3 Vector (Low) $FFE8 TIM A Channel 2 Vector (High) $FFE9 TIM A Channel 2 Vector (Low) $FFEA TIM A Channel 1 Vector (High) $FFEB TIM A Channel 1 Vector (Low) $FFEC TIM A Channel 0 Vector (High) $FFED TIM A Channel 0 Vector (Low) MC68HC908MR24 -- Rev. 1.0 General Release Specification Memory Map For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Table 2-1. Vector Addresses N O N - D I S C L O S U R E Table 2-1 is a list of vector locations. R E Q U I R E D Memory Map I/O Section Freescale Semiconductor, Inc. R E Q U I R E D Memory Map Table 2-1. Vector Addresses (Continued) Priority High N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Address Vector $FFEE PWMMC Vector (High) $FFEF PWMMC Vector (Low) $FFF0 FAULT 4 (High) $FFF1 FAULT 4 (Low) $FFF2 FAULT 3 (High) $FFF3 FAULT 3 (Low) $FFF4 FAULT 2 (High) $FFF5 FAULT 2 (Low) $FFF6 FAULT 1 (High) $FFF7 FAULT 1 (Low) $FFF8 PLL Vector (High) $FFF9 PLL Vector (Low) $FFFA IRQ1 Vector (High) $FFFB IRQ1 Vector (Low) $FFFC SWI Vector (High) $FFFD SWI Vector (Low) $FFFE Reset Vector (High) $FFFF Reset Vector (Low) 2.6 Monitor ROM The 240 bytes at addresses $FE10-$FEFF are reserved ROM addresses that contain the instructions for the monitor functions. (See Section 10. Monitor ROM (MON).) General Release Specification MC68HC908MR24 -- Rev. 1.0 Memory Map For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 3.1 Contents 3.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 3.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 3.2 Introduction This section describes the 768 bytes of RAM. 3.3 Functional Description Addresses $0060 through $035F are RAM locations. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64-Kbyte memory space. NOTE: For correct operation, the stack pointer must point only to RAM locations. Within page zero are 145 bytes of RAM. Because the location of the stack RAM is programmable, all page zero RAM locations can be used for I/O control and user data or code. When the stack pointer is moved from its reset location at $00FF, direct addressing mode instructions can access efficiently all page zero RAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed global variables. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. NOTE: For M6805 compatibility, the H register is not stacked. MC68HC908MR24 -- Rev. 1.0 General Release Specification Random-Access Memory (RAM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 3. Random-Access Memory (RAM) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements during pushes and increments during pulls. NOTE: Be careful when using nested subroutines. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Random-Access Memory (RAM) General Release Specification MC68HC908MR24 -- Rev. 1.0 Random-Access Memory (RAM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 4.1 Contents 4.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 4.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 4.4 FLASH Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 4.5 FLASH Charge Pump Frequency Control . . . . . . . . . . . . . . . .58 4.6 FLASH Erase Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 4.7 FLASH Program/Margin Read Operation . . . . . . . . . . . . . . . . .60 4.8 FLASH Block Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63 4.9 FLASH Block Protect Register . . . . . . . . . . . . . . . . . . . . . . . . .64 4.10 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65 4.2 Introduction This section describes the operation of the embedded FLASH memory. This memory can be read, programmed, and erased from a single external supply. The program and erase operations are enabled through the use of an internal charge pump. 4.3 Functional Description The FLASH memory is an array of 24,064 bytes with an additional 46 bytes of user vectors and one byte of block protection. An erased bit reads as a logic 0 and a programmed bit reads as a logic 1. Program and erase operations are facilitated through control bits in a memory mapped register. Details for these operations appear later in this section. Memory in the FLASH array is organized into pages within rows. There are eight pages of memory per row with 8 bytes per page. The minimum erase MC68HC908MR24 -- Rev. 1.0 General Release Specification FLASH Memory For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 4. FLASH Memory N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D FLASH Memory N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T block size is a single row, 64 bytes. Programming is performed on a per page basis; eight bytes at a time. The address ranges for the user memory and vectors are: * $A000-$FDFF * $FF80 (block protect register) * $FE08 (FLASH control register) * $FFD2-$FFFF (These locations are reserved for user-defined interrupt and reset vectors.) When programming the FLASH, just enough program time must be used to program a page. Too much program time can result in a program disturb condition; in which case an erased bit on the row being programmed becomes unintentionally programmed. Program disturb is avoided by using an iterative program and margin read technique known as the smart page programming algorithm. The smart programming algorithm is required whenever programming the array (see 4.7 FLASH Program/Margin Read Operation). As well, to avoid the program disturb issue each row should not be programmed more than eight times before it is erased. The eight program cycle maximum per row aligns with the architectures eight pages of storage per row. The margin read step of the smart programming algorithm is used to insure programmed bits are programmed to sufficient margin for data retention over the device lifetime. Below is the row architecture for this array: * $A000-$A03F (row0) * $A040-$A07F (row1) * $A080-$A0CF (row2) * ---------------------------- * $FFBF-$FFFF(row 511) Programming tools are available from Motorola. Contact your local Motorola representative for more information. NOTE: A security feature prevents viewing of the FLASH contents.1 1. No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the FLASH difficult for unauthorized users. General Release Specification MC68HC908MR24 -- Rev. 1.0 FLASH Memory For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 4.4 FLASH Control Register The FLASH control register controls FLASH program, erase, and margin read operations. Address: $FE08 Bit 7 6 5 4 3 2 1 Bit 0 FDIV1 FDIV0 BLK1 BLK0 HVEN MARGIN ERASE PGM 0 0 0 0 0 0 0 0 Read: R E Q U I R E D FLASH Memory FLASH Control Register Figure 4-1. FLASH Control Register (FLCR) FDIV1 -- Frequency divide control bit This read/write bit together with FDIV0 selects the factor by which the charge pump clock is divided from the system clock. See 4.5 FLASH Charge Pump Frequency Control. FDIV0 -- Frequency divide control bit This read/write bit together with FDIV1 selects the factor by which the charge pump clock is divided from the system clock. See 4.5 FLASH Charge Pump Frequency Control. BLK1-- Block erase control bit This read/write bit together with BLK0 allows erasing of blocks of varying size. See 4.6 FLASH Erase Operation for a description of available block sizes. BLK0 -- Block erase control bit This read/write bit together with BLK1 allows erasing of blocks of varying size. See 4.6 FLASH Erase Operation for a description of available block sizes. MC68HC908MR24 -- Rev. 1.0 General Release Specification FLASH Memory For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Reset: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Write: Freescale Semiconductor, Inc. R E Q U I R E D FLASH Memory HVEN -- High-voltage enable bit This read/write bit enables the charge pump to drive high voltages for program and erase operations in the array. HVEN can only be set if either PGM = 1 or ERASE = 1 and the proper sequence for program/margin read or erase is followed. 1 = High voltage enabled to array and charge pump on 0 = High voltage disabled to array and charge pump off N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T MARGIN -- Margin read control bit This read/write bit configures the memory for margin read operation. MARGIN cannot be set if the HVEN = 1. MARGIN will automatically return to unset if asserted when HVEN is set. 1 = Verify operation selected 0 = Verify operation unselected ERASE -- Erase control bit This read/write bit configures the memory for erase operation. ERASE is interlocked with the PGM bit such that both bits cannot be set at the same time. 1 = Erase operation selected 0 = Erase operation unselected PGM -- Program control bit This read/write bit configures the memory for program operation. PGM is interlocked with the ERASE bit such that both bits cannot be set at the same time. 1 = Program operation selected 0 = Program operation unselected 4.5 FLASH Charge Pump Frequency Control The internal charge pump required for program, margin read, and erase operations is designed to operate most efficiently with a 2MHz clock. The charge pump clock is derived from the bus clock. Table 4-1 shows how the FDIV bits are used to select a charge pump frequency based on the bus clock frequency. Program and erase operations cannot be performed if the bus clock frequency is below 2 MHz. General Release Specification MC68HC908MR24 -- Rev. 1.0 FLASH Memory For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. FDIV1 FDIV0 Pump clock frequency Bus clock frequency 0 0 Bus Frequency / 1 2 MHz 10% 0 1 Bus Frequency / 2 4 MHz 10% 1 0 Bus Frequency / 2 4 MHz 10% 1 1 Bus Frequency / 4 8 MHz 10% Use the following procedure to erase a block of FLASH memory: 1. Set the ERASE bit, the BLK0, BLK1, FDIV0, and FDIV1 bits in the FLASH control register. See Table 4-2 for block sizes. See Table 4-1 for FDIV settings. 2. To insure target portion of array is unprotected, read the block protect register: address $FF80. See 4.8 FLASH Block Protection and 4.9 FLASH Block Protect Register for more information. 3. Write to any FLASH address with any data within the block address range desired. 4. Set the HVEN bit. 5. Wait for a time, tERASE. 6. Clear the HVEN bit. 7. Wait for a time, t KILL, for the high voltages to dissipate. 8. Clear the ERASE bit. 9. After time tHVD, the memory can be accessed in read mode again. NOTE: While these operations must be performed in the order shown, other unrelated operations may occur between the steps. Do not exceed tERASE maximum. MC68HC908MR24 -- Rev. 1.0 General Release Specification FLASH Memory For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 4.6 FLASH Erase Operation N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Table 4-1. Charge Pump Clock Frequency R E Q U I R E D FLASH Memory FLASH Erase Operation Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D FLASH Memory Table 4-2 shows the various block sizes which can be erased in one erase operation. Table 4-2. Erase Block Sizes BLK1 BLK0 Block size, addresses cared 0 0 Full Array: 24 Kbytes 0 1 One-Half Array: 16 Kbytes (A14 ) 1 0 Eight Rows: 512 Bytes (A14-A9) 1 1 Single Row: 64 Bytes (A14-A6) In step 2 of the erase operation, the cared addresses are latched and used to determine the location of the block to be erased. For instance, with BLK0 = BLK1 = 0, writing to any FLASH address in the range $A000 to $FFFF will enable the full-array erase. 4.7 FLASH Program/Margin Read Operation NOTE: After a total of eight program operations have been applied to a row, the row must be erased before further programming in order to avoid program disturb. An erased byte will read $00. Programming of the FLASH memory is done on a page basis. A page consists of eight consecutive bytes starting from address $XXX0 or $XXX8. The purpose of the margin read mode is to ensure that data has been programmed with sufficient margin for long-term data retention. While performing a margin read the operation is the same as for ordinary read mode except that a built-in counter stretches the data access for an additional eight cycles to allow sensing of the lower cell current. Margin read mode imposes a more stringent read condition on the bitcell to insure the bitcell is programmed with enough margin for long-term data retention. During these eight cycles the COP counter continues to run. The user must account for these extra cycles within COP feed loops. A margin read cycle can only follow a program operation. To program and margin read the FLASH memory, use the following procedure: 1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming. 2. Read from the block protect register. General Release Specification MC68HC908MR24 -- Rev. 1.0 FLASH Memory For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 5. Wait for time, tPROG. 6. Clear the HVEN bit. 7. Wait for time, tHVTV. Freescale Semiconductor, Inc... 8. Set the MARGIN bit. 9. Wait for time, tVTP. 10. Clear the PGM bit. 11. Wait for time, tHVD. 12. Read back data in verify mode. This is done in eight separate read operations which are each stretched by eight cycles. 13. Clear the MARGIN bit. NOTE: While these operations must be performed in the order shown, other unrelated operations may occur between the steps. This program/verify sequence is repeated throughout the memory until all data is programmed. For minimum overall programming time and least program disturb effect, the smart programming algorithm should be followed. (See 4.6 FLASH Erase Operation). NOTE: In order to ensure proper operation after completion of the smart programming algorithm and prior to a normal read of an address in the FLASH array, a series of 500 dummy reads of any arbitrary address in the array needs to be performed. MC68HC908MR24 -- Rev. 1.0 General Release Specification FLASH Memory For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 4. Set the HVEN bit. N O N - D I S C L O S U R E 3. Write data to the eight bytes of the page being programmed. This requires eight separate write operations. R E Q U I R E D FLASH Memory FLASH Program/Margin Read Operation Freescale Semiconductor, Inc. R E Q U I R E D FLASH Memory Smart Programming Algorithm PROGRAM FLASH Page Program/Margin Read Procedure Note: This algorithm is mandatory for programming the FLASH. INITIALIZE ATTEMPT COUNTER TO ZERO Note: This page program algorithm assumes the page/s to be programmed are initially erased. SET PGM BIT AND FDIV BITS N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T READ FLASH BLOCK PROTECT REGISTER WRITE DATA TO SELECTED PAGE SET HVEN BIT WAIT tSTEP CLEAR HVEN BIT WAIT tHVTV SET MARGIN BIT WAIT tVTP CLEAR PGM BIT WAIT tHVD MARGIN READ PAGE OF DATA INCREMENT ATTEMPT COUNTER N ATTEMPT COUNT EQUAL TO flsPULSES? CLEAR MARGIN BIT N MARGIN READ DATA EQUAL TO WRITE DATA? Y Y PROGRAMMING OPERATION FAILED PROGRAMMING OPERATION COMPLETE Figure 4-2. Smart Programming Algorithm General Release Specification MC68HC908MR24 -- Rev. 1.0 FLASH Memory For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. In performing a program or erase operation the FLASH block protect register must be read after setting the PGM or ERASE bit and before asserting the NVEN bit. Due to the ability of the on-board charge pump to erase and program the FLASH memory in the target application, provision is made for protecting blocks of memory from unintentional erase or program operations due to system malfunction. This protection is done by reserving a location in the memory for block protect information and requiring that this location be read from to enable setting of the HVEN bit. When the block protect register is read, its contents are latched by the FLASH control logic. If the address range for an erase or program operation includes a protected block, the PGM or ERASE bit is cleared which prevents the HVEN bit in the FLASH control register from being set so that no high voltage is allowed in the array. When the block protect register is erased (all 0s), the entire memory is accessible for program and erase. When bits within the register are programmed, they lock blocks of memory address ranges as shown in 4.9 FLASH Block Protect Register. The block protect register itself can be erased or programmed only with an external voltage + VHI present on the IRQ pin. This voltage also allows entry from reset into the monitor mode. MC68HC908MR24 -- Rev. 1.0 General Release Specification FLASH Memory For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... NOTE: N O N - D I S C L O S U R E 4.8 FLASH Block Protection R E Q U I R E D FLASH Memory FLASH Block Protection Freescale Semiconductor, Inc. R E Q U I R E D FLASH Memory 4.9 FLASH Block Protect Register The block protect register is implemented as a byte within the FLASH memory. Each bit, when programmed, protects a range of addresses in the FLASH. Address: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Read: $FF80 Bit 7 6 5 4 0 0 0 0 3 2 1 Bit 0 BPR3 BPR2 BPR1 BPR0 0 0 0 0 Write: Reset: 0 0 0 0 = Unimplemented Figure 4-3. FLASH Block Protect Register (FLBPR) BPR3 -- Block protect register bit 3 This bit protects the memory contents in the address range $A000 to $FFFF. 1 = Address range protected from erase or program 0 = Address range open to erase or program BPR2 -- Block protect register bit 2 This bit protects the memory contents in the address range $C000 to $FFFF. 1 = Address range protected from erase or program 0 = Address range open to erase or program BPR1 -- Block protect register bit 1 This bit protects the memory contents in the address range $E000 to $FFFF. 1 = Address range protected from erase or program 0 = Address range open to erase or program General Release Specification MC68HC908MR24 -- Rev. 1.0 FLASH Memory For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. By programming the block protect bits, a portion of the memory will be locked so that no further erase or program operations may be performed. Programming more than one bit at a time is redundant. If both bit 1 and bit 2 are set, for instance, the address range $C000 through $FFFF is locked. If all bits are erased, then all of the memory is available for erase and program. The presence of a voltage + VHI on the IRQ pin will bypass the block protection so that all of the memory, including the block protect register, is open for program and erase operations. 4.10 Wait Mode Putting the MCU into wait mode while the FLASH is in read mode does not affect the operation of the FASH memory directly, but there will not be any memory activity since the CPU is inactive. The WAIT instruction should not be executed while performing a program or erase operation on the FLASH. When the MCU is put into wait mode, the charge pump for the FLASH is disabled so that either a program or erase operation will not continue. If the memory is in either program mode (PGM = 1, HVEN = 1) or erase mode (ERASE = 1, HVEN = 1), then it will remain in that mode during wait. Exit from wait must now be done with a reset rather than an interrupt because if exiting wait with an interrupt, the memory will not be in read mode and the interrupt vector cannot be read from the memory. MC68HC908MR24 -- Rev. 1.0 General Release Specification FLASH Memory For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... This bit protects the memory contents in the address range $F000 to $FFFF. 1 = Address range protected from erase or program 0 = Address range open to erase or program N O N - D I S C L O S U R E BPR0 -- Block protect register bit 0 R E Q U I R E D FLASH Memory Wait Mode Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D FLASH Memory General Release Specification MC68HC908MR24 -- Rev. 1.0 FLASH Memory For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 5.1 Contents 5.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67 5.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68 5.2 Introduction This section describes the mask option register (MOR). This register contains bits that configure the following options: * Resets caused by the low-voltage inhibit (LVI) module * Power to the LVI module * Computer operating properly (COP) module * Top-side pulse width modulator (PWM) polarity * Bottom-side PWM polarity * Edge-aligned versus center-aligned PWMs * Six independent PWMs versus three complementary PWM pairs MC68HC908MR24 -- Rev. 1.0 General Release Specification Mask Option Register (MOR) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 5. Mask Option Register (MOR) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Mask Option Register (MOR) 5.3 Functional Description The MOR is a write-once register. Out of reset, MOR will read all 0s. Once the register is written, further writes will have no effect until a reset occurs. NOTE: If the LVI module and the LVI reset signal are enabled, a reset occurs when VDD falls to a voltage, LVITRIPF, and remains at or below that level for at least nine consecutive CPU cycles. Once an LVI reset occurs, the MCU remains in reset until VDD rises to a voltage, LVITRIPR. Address: $001F Bit 7 6 5 4 3 2 1 Bit 0 INDEP LVIRST LVIPWR Bit 1 COPD 0 0 0 0 0 Read: EDGE BONTNEG TOPNEG Write: Reset: 0 0 0 Figure 5-1. Mask Option Register (MOR) EDGE -- Edge-align enable bit EDGE determines if the motor control PWM will operate in edgealigned mode or center-aligned mode. (See Section 9. Pulse Width Modulator for Motor Control (PWMMC).) 1 = Edge-aligned mode enabled 0 = Center-aligned mode enabled BOTNEG -- Bottom-side PWM polarity bit BOTNEG determines if the bottom-side PWMs will have positive or negative polarity. (See Section 9. Pulse Width Modulator for Motor Control (PWMMC).) 1 = Negative polarity 0 = Positive polarity General Release Specification MC68HC908MR24 -- Rev. 1.0 Mask Option Register (MOR) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... INDEP -- Independent mode enable bit INDEP determines if the motor control PWMs will be six independent PWMs or three complementary PWM pairs. (See Section 9. Pulse Width Modulator for Motor Control (PWMMC).) 1 = Six independent PWMs 0 = Three complementary PWM pairs LVIPWR -- LVI power disable bit LVIPWR disables the LVI module. (See Section 18. Low-Voltage Inhibit (LVI).) 1 = LVI module power disabled 0 = LVI module power enabled LVIRST -- LVI reset disable bit LVIRST disables the reset signal from the LVI module. (See Section 18. Low-Voltage Inhibit (LVI).) 1 = LVI module resets disabled 0 = LVI module resets enabled Bit 1 Writing a 0 or a 1 has no effect on MCU operation, it operates just as the other bits within this write-once register operate. COPD -- COP disable bit COPD disables the COP module. (See Section 16. Computer Operating Properly (COP).) 1 = COP module disabled 0 = COP module enabled MC68HC908MR24 -- Rev. 1.0 General Release Specification Mask Option Register (MOR) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T TOPNEG determines if the top-side PWMs will have positive or negative polarity. (See Section 9. Pulse Width Modulator for Motor Control (PWMMC).) 1 = Negative polarity 0 = Positive polarity N O N - D I S C L O S U R E TOPNEG -- Top-side PWM polarity bit R E Q U I R E D Mask Option Register (MOR) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Mask Option Register (MOR) General Release Specification MC68HC908MR24 -- Rev. 1.0 Mask Option Register (MOR) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 6.1 Contents 6.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71 6.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72 6.4 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72 6.4.1 Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73 6.4.2 Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74 6.4.3 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75 6.4.4 Program Counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76 6.4.5 Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . .77 6.5 Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . .79 6.6 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . .80 6.7 Opcode Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87 6.2 Introduction This section describes the central processor unit (CPU08, Version A). The M68HC08 CPU is an enhanced and fully object-code-compatible version of the M68HC05 CPU. The CPU08 Reference Manual, Motorola document number CPU08RM/AD, contains a description of the CPU instruction set, addressing modes, and architecture. MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 6. Central Processor Unit (CPU) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 6.3 Features Features of the CPU include: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Central Processor Unit (CPU) * Full upward, object-code compatibility with M68HC05 family * 16-bit stack pointer with stack manipulation instructions * 16-bit index register with X-register manipulation instructions * 8-MHz CPU internal bus frequency * 64-Kbyte program/data memoryspace * 16 addressing modes * Memory-to-memory data moves without using accumulator * Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions * Enhanced binary-coded decimal (BCD) data handling * Modular architecture with expandable internal bus definition for extension of addressing range beyond 64 Kbytes * Low-power wait mode 6.4 CPU Registers Figure 6-1 shows the five CPU registers. CPU registers are not part of the memory map. General Release Specification MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. ACCUMULATOR (A) 15 0 H X INDEX REGISTER (H:X) 0 15 STACK POINTER (SP) 0 15 PROGRAM COUNTER (PC) Freescale Semiconductor, Inc... 7 0 V 1 1 H I N Z C CONDITION CODE REGISTER (CCR) CARRY/BORROW FLAG ZERO FLAG NEGATIVE FLAG INTERRUPT MASK HALF-CARRY FLAG TWO'S COMPLEMENT OVERFLOW FLAG Figure 6-1. CPU Registers 6.4.1 Accumulator The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and the results of arithmetic/logic operations. Bit 7 6 5 4 3 2 1 Bit 0 Read: Write: Reset: Unaffected by reset Figure 6-2. Accumulator (A) MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 0 N O N - D I S C L O S U R E 7 R E Q U I R E D Central Processor Unit (CPU) CPU Registers Freescale Semiconductor, Inc. 6.4.2 Index Register The 16-bit index register allows indexed addressing of a 64-Kbyte memory space. H is the upper byte of the index register, and X is the lower byte. H:X is the concatenated 16-bit index register. In the indexed addressing modes, the CPU uses the contents of the index register to determine the conditional address of the operand. Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 0 0 0 0 0 0 0 0 0 X X X X X X X X Read: Write: Reset: X = Indeterminate Figure 6-3. Index Register (H:X) The index register can serve also as a temporary data storage location. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Central Processor Unit (CPU) General Release Specification MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. In the stack pointer 8-bit offset and 16-bit offset addressing modes, the stack pointer can function as an index register to access data on the stack. The CPU uses the contents of the stack pointer to determine the conditional address of the operand. Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 Read: Write: Reset: Figure 6-4. Stack Pointer (SP) NOTE: The location of the stack is arbitrary and may be relocated anywhere in RAM. Moving the SP out of page zero ($0000 to $00FF) frees direct address (page zero) space. For correct operation, the stack pointer must point only to RAM locations. MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... The stack pointer is a 16-bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to $00FF. The reset stack pointer (RSP) instruction sets the least significant byte to $FF and does not affect the most significant byte. The stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack. N O N - D I S C L O S U R E 6.4.3 Stack Pointer R E Q U I R E D Central Processor Unit (CPU) CPU Registers Freescale Semiconductor, Inc. 6.4.4 Program Counter The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. Normally, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location. During reset, the program counter is loaded with the reset vector address located at $FFFE and $FFFF. The vector address is the address of the first instruction to be executed after exiting the reset state. Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 0 Read: Write: Reset: Loaded with vector from $FFFE and $FFFF Figure 6-5. Program Counter (PC) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Central Processor Unit (CPU) General Release Specification MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 6.4.5 Condition Code Register The 8-bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and 5 are set permanently to logic 1. The following paragraphs describe the functions of the condition code register. Bit 7 6 5 4 3 2 1 Bit 0 V 1 1 H I N Z C X 1 1 X 1 X X X R E Q U I R E D Central Processor Unit (CPU) CPU Registers Reset: X = Indeterminate Figure 6-6. Condition Code Register (CCR) V -- Overflow flag The CPU sets the overflow flag when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag. 1 = Overflow 0 = No overflow H -- Half-carry flag The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an ADD or ADC operation. The halfcarry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C flags to determine the appropriate correction factor. 1 = Carry between bits 3 and 4 0 = No carry between bits 3 and 4 MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Write: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Read: Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Central Processor Unit (CPU) I -- Interrupt Mask When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the interrupt vector is fetched. 1 = Interrupts disabled 0 = Interrupts enabled NOTE: To maintain M6805 compatibility, the upper byte of the index register (H) is not stacked automatically. If the interrupt service routine modifies H, then the user must stack and unstack H using the PSHH and PULH instructions. After the I bit is cleared, the highest-priority interrupt request is serviced first. A return from interrupt (RTI) instruction pulls the CPU registers from the stack and restores the interrupt mask from the stack. After any reset, the interrupt mask is set and can only be cleared by the clear interrupt mask software instruction (CLI). N -- Negative flag The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result. 1 = Negative result 0 = Non-negative result Z -- Zero flag The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of $00. 1 = Zero result 0 = Non-zero result General Release Specification MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 6.5 Arithmetic/Logic Unit (ALU) The ALU performs the arithmetic and logic operations defined by the instruction set. Refer to the CPU08 Reference Manual, Motorola document number CPU08RM/AD for a description of the instructions and addressing modes and more detail about CPU architecture. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some instructions -- such as bit test and branch, shift, and rotate -- also clear or set the carry/borrow flag. 1 = Carry out of bit 7 0 = No carry out of bit 7 A G R E E M E N T C -- Carry/Borrow Flag R E Q U I R E D Central Processor Unit (CPU) Arithmetic/Logic Unit (ALU) MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T 6.6 Instruction Set Summary Table 6-1 provides a summary of the M68HC08 instruction set. Description V H I N Z C ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X ADC opr,SP ADC opr,SP A (A) + (M) + (C) Add with Carry IMM DIR EXT - IX2 IX1 IX SP1 SP2 A9 B9 C9 D9 E9 F9 9EE9 9ED9 ii dd hh ll ee ff ff IMM DIR EXT - IX2 IX1 IX SP1 SP2 AB BB CB DB EB FB 9EEB 9EDB ii dd hh ll ee ff ff ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP Add without Carry AIS #opr Add Immediate Value (Signed) to SP SP (SP) + (16 M) - - - - - - IMM AIX #opr Add Immediate Value (Signed) to H:X H:X (H:X) + (16 M) A (A) & (M) AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X AND opr,SP AND opr,SP ASL opr ASLA ASLX ASL opr,X ASL ,X ASL opr,SP Arithmetic Shift Left (Same as LSL) C b7 ASR opr ASRA ASRX ASR opr,X ASR opr,X ASR opr,SP Arithmetic Shift Right BCC rel Branch if Carry Bit Clear b7 2 3 4 4 3 2 4 5 ff ee ff 2 3 4 4 3 2 4 5 A7 ii 2 - - - - - - IMM AF ii 2 IMM DIR EXT 0 - - - IX2 IX1 IX SP1 SP2 A4 B4 C4 D4 E4 F4 9EE4 9ED4 ii dd hh ll ee ff ff 2 3 4 4 3 2 4 5 0 DIR INH - - INH IX1 IX SP1 38 dd 48 58 68 ff 78 9E68 ff 4 1 1 4 3 5 C DIR INH - - INH IX1 IX SP1 37 dd 47 57 67 ff 77 9E67 ff 4 1 1 4 3 5 A (A) + (M) Logical AND ff ee ff Cycles Operation Effect on CCR Opcode Source Form Operand Table 6-1. Instruction Set Summary Address Mode R E Q U I R E D Central Processor Unit (CPU) b0 b0 PC (PC) + 2 + rel ? (C) = 0 - - - - - - REL General Release Specification 24 ff ee ff rr 3 MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 11 13 15 17 19 1B 1D 1F dd dd dd dd dd dd dd dd 4 4 4 4 4 4 4 4 BCLR n, opr Clear Bit n in M BCS rel Branch if Carry Bit Set (Same as BLO) PC (PC) + 2 + rel ? (C) = 1 - - - - - - REL 25 rr 3 BEQ rel Branch if Equal PC (PC) + 2 + rel ? (Z) = 1 - - - - - - REL 27 rr 3 BGE opr Branch if Greater Than or Equal To (Signed Operands) PC (PC) + 2 + rel ? (N V) = 0 - - - - - - REL 90 rr 3 BGT opr Branch if Greater Than (Signed Operands) PC (PC) + 2 + rel ? (Z) | (N V) = 0 - - - - - - REL 92 rr 3 BHCC rel Branch if Half Carry Bit Clear PC (PC) + 2 + rel ? (H) = 0 - - - - - - REL 28 rr 3 BHCS rel Branch if Half Carry Bit Set PC (PC) + 2 + rel ? (H) = 1 - - - - - - REL 29 rr BHI rel Branch if Higher PC (PC) + 2 + rel ? (C) | (Z) = 0 - - - - - - REL 22 rr 3 BHS rel Branch if Higher or Same (Same as BCC) PC (PC) + 2 + rel ? (C) = 0 - - - - - - REL 24 rr 3 BIH rel Branch if IRQ Pin High PC (PC) + 2 + rel ? IRQ = 1 - - - - - - REL 2F rr 3 BIL rel Branch if IRQ Pin Low PC (PC) + 2 + rel ? IRQ = 0 - - - - - - REL 2E rr 3 (A) & (M) IMM DIR EXT 0 - - - IX2 IX1 IX SP1 SP2 A5 B5 C5 D5 E5 F5 9EE5 9ED5 ii dd hh ll ee ff ff ff ee ff 2 3 4 4 3 2 4 5 93 rr 3 BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT ,X BIT opr,SP BIT opr,SP Bit Test BLE opr Branch if Less Than or Equal To (Signed Operands) BLO rel Branch if Lower (Same as BCS) BLS rel PC (PC) + 2 + rel ? (Z) | (N V) = 1 - - - - - - REL 3 PC (PC) + 2 + rel ? (C) = 1 - - - - - - REL 25 rr 3 Branch if Lower or Same PC (PC) + 2 + rel ? (C) | (Z) = 1 - - - - - - REL 23 rr 3 BLT opr Branch if Less Than (Signed Operands) PC (PC) + 2 + rel ? (N V) =1 - - - - - - REL 91 rr 3 BMC rel Branch if Interrupt Mask Clear PC (PC) + 2 + rel ? (I) = 0 - - - - - - REL 2C rr 3 BMI rel Branch if Minus PC (PC) + 2 + rel ? (N) = 1 - - - - - - REL 2B rr 3 BMS rel Branch if Interrupt Mask Set PC (PC) + 2 + rel ? (I) = 1 - - - - - - REL 2D rr 3 MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Mn 0 DIR (b0) DIR (b1) DIR (b2) (b3) - - - - - - DIR DIR (b4) DIR (b5) DIR (b6) DIR (b7) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... V H I N Z C Cycles Description Operand Operation Effect on CCR Opcode Source Form Address Mode Table 6-1. Instruction Set Summary (Continued) R E Q U I R E D Central Processor Unit (CPU) Instruction Set Summary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Description V H I N Z C Cycles Operation Effect on CCR Opcode Source Form Operand Table 6-1. Instruction Set Summary (Continued) Address Mode R E Q U I R E D Central Processor Unit (CPU) BNE rel Branch if Not Equal PC (PC) + 2 + rel ? (Z) = 0 - - - - - - REL 26 rr 3 BPL rel Branch if Plus PC (PC) + 2 + rel ? (N) = 0 - - - - - - REL 2A rr 3 BRA rel Branch Always PC (PC) + 2 + rel - - - - - - REL 20 rr 3 DIR (b0) DIR (b1) DIR (b2) (b3) - - - - - DIR DIR (b4) DIR (b5) DIR (b6) DIR (b7) 01 03 05 07 09 0B 0D 0F dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr 5 5 5 5 5 5 5 5 - - - - - - REL 21 rr 3 PC (PC) + 3 + rel ? (Mn) = 1 DIR (b0) DIR (b1) DIR (b2) (b3) - - - - - DIR DIR (b4) DIR (b5) DIR (b6) DIR (b7) 00 02 04 06 08 0A 0C 0E dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr 5 5 5 5 5 5 5 5 Mn 1 DIR (b0) DIR (b1) DIR (b2) (b3) - - - - - - DIR DIR (b4) DIR (b5) DIR (b6) DIR (b7) 10 12 14 16 18 1A 1C 1E dd dd dd dd dd dd dd dd 4 4 4 4 4 4 4 4 PC (PC) + 2; push (PCL) SP (SP) - 1; push (PCH) SP (SP) - 1 PC (PC) + rel - - - - - - REL AD rr 4 PC (PC) + 3 + rel ? (A) - (M) = $00 PC (PC) + 3 + rel ? (A) - (M) = $00 PC (PC) + 3 + rel ? (X) - (M) = $00 PC (PC) + 3 + rel ? (A) - (M) = $00 PC (PC) + 2 + rel ? (A) - (M) = $00 PC (PC) + 4 + rel ? (A) - (M) = $00 DIR IMM - - - - - - IMM IX1+ IX+ SP1 31 41 51 61 71 9E61 dd rr ii rr ii rr ff rr rr ff rr 5 4 4 5 4 6 BRCLR n,opr,rel Branch if Bit n in M Clear BRN rel PC (PC) + 2 Branch Never BRSET n,opr,rel Branch if Bit n in M Set BSET n,opr Set Bit n in M BSR rel Branch to Subroutine PC (PC) + 3 + rel ? (Mn) = 0 CBEQ opr,rel CBEQA #opr,rel CBEQX #opr,rel Compare and Branch if Equal CBEQ opr,X+,rel CBEQ X+,rel CBEQ opr,SP,rel CLC Clear Carry Bit C0 - - - - - 0 INH 98 1 CLI Clear Interrupt Mask I0 - - 0 - - - INH 9A 2 M $00 A $00 X $00 H $00 M $00 M $00 M $00 DIR INH INH 0 - - 0 1 - INH IX1 IX SP1 CLR opr CLRA CLRX CLRH CLR opr,X CLR ,X CLR opr,SP Clear General Release Specification 3F dd 4F 5F 8C 6F ff 7F 9E6F ff 3 1 1 1 3 2 4 MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Compare A with M Complement (One's Complement) CPHX #opr CPHX opr Compare H:X with M Compare X with M DAA Decimal Adjust A Decrement DIV Divide EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR ,X EOR opr,SP EOR opr,SP Exclusive OR M with A M (M) = $FF - (M) A (A) = $FF - (M) X (X) = $FF - (M) M (M) = $FF - (M) M (M) = $FF - (M) M (M) = $FF - (M) DIR INH 0 - - 1 INH IX1 IX SP1 33 dd 43 53 63 ff 73 9E63 ff (H:X) - (M:M + 1) - - IMM DIR 65 75 ii ii+1 dd 3 4 (X) - (M) IMM DIR EXT - - IX2 IX1 IX SP1 SP2 A3 B3 C3 D3 E3 F3 9EE3 9ED3 ii dd hh ll ee ff ff 2 3 4 4 3 2 4 5 U - - INH 72 (A)10 DBNZ opr,rel DBNZA rel DBNZX rel Decrement and Branch if Not Zero DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel DEC opr DECA DECX DEC opr,X DEC ,X DEC opr,SP A1 B1 C1 D1 E1 F1 9EE1 9ED1 (A) - (M) COM opr COMA COMX COM opr,X COM ,X COM opr,SP CPX #opr CPX opr CPX opr CPX ,X CPX opr,X CPX opr,X CPX opr,SP CPX opr,SP IMM DIR EXT - - IX2 IX1 IX SP1 SP2 A (A) - 1 or M (M) - 1 or X (X) - 1 PC (PC) + 3 + rel ? (result) 0 DIR PC (PC) + 2 + rel ? (result) 0 INH PC (PC) + 2 + rel ? (result) 0 - - - - - - INH PC (PC) + 3 + rel ? (result) 0 IX1 PC (PC) + 2 + rel ? (result) 0 IX PC (PC) + 4 + rel ? (result) 0 SP1 3B 4B 5B 6B 7B 9E6B M (M) - 1 A (A) - 1 X (X) - 1 M (M) - 1 M (M) - 1 M (M) - 1 DIR INH - - - INH IX1 IX SP1 A (H:A)/(X) H Remainder - - - - INH 52 A (A M) IMM DIR EXT 0 - - - IX2 IX1 IX SP1 SP2 A8 B8 C8 D8 E8 F8 9EE8 9ED8 MC68HC908MR24 -- Rev. 1.0 ii dd hh ll ee ff ff ff ee ff ff ee ff 2 3 4 4 3 2 4 5 4 1 1 4 3 5 2 dd rr rr rr ff rr rr ff rr 3A dd 4A 5A 6A ff 7A 9E6A ff 5 3 3 5 4 6 4 1 1 4 3 5 7 ii dd hh ll ee ff ff ff ee ff 2 3 4 4 3 2 4 5 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X CMP opr,SP CMP opr,SP N O N - D I S C L O S U R E V H I N Z C Cycles Description Operand Operation Effect on CCR Opcode Source Form Address Mode Table 6-1. Instruction Set Summary (Continued) R E Q U I R E D Central Processor Unit (CPU) Instruction Set Summary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Description V H I N Z C INC opr INCA INCX INC opr,X INC ,X INC opr,SP JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X Load A from M LDHX #opr LDHX opr Load H:X from M LSL opr LSLA LSLX LSL opr,X LSL ,X LSL opr,SP DIR INH - - - INH IX1 IX SP1 PC Jump Address DIR EXT - - - - - - IX2 IX1 IX BC CC DC EC FC dd hh ll ee ff ff 2 3 4 3 2 PC (PC) + n (n = 1, 2, or 3) Push (PCL); SP (SP) - 1 Push (PCH); SP (SP) - 1 PC Unconditional Address DIR EXT - - - - - - IX2 IX1 IX BD CD DD ED FD dd hh ll ee ff ff 4 5 6 5 4 A (M) IMM DIR EXT 0 - - - IX2 IX1 IX SP1 SP2 A6 B6 C6 D6 E6 F6 9EE6 9ED6 ii dd hh ll ee ff ff ff ee ff 2 3 4 4 3 2 4 5 H:X (M:M + 1) 0 - - - IMM DIR 45 55 ii jj dd 3 4 X (M) IMM DIR EXT 0 - - - IX2 IX1 IX SP1 SP2 AE BE CE DE EE FE 9EEE 9EDE ii dd hh ll ee ff ff 2 3 4 4 3 2 4 5 0 DIR INH - - INH IX1 IX SP1 38 dd 48 58 68 ff 78 9E68 ff 4 1 1 4 3 5 C DIR INH - - 0 INH IX1 IX SP1 34 dd 44 54 64 ff 74 9E64 ff 4 1 1 4 3 5 Jump LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X LDA opr,SP LDA opr,SP LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X LDX opr,SP LDX opr,SP M (M) + 1 A (A) + 1 X (X) + 1 M (M) + 1 M (M) + 1 M (M) + 1 Increment Jump to Subroutine Load X from M Logical Shift Left (Same as ASL) LSR opr LSRA LSRX LSR opr,X LSR ,X LSR opr,SP Logical Shift Right MOV opr,opr MOV opr,X+ MOV #opr,opr MOV X+,opr Move MUL Unsigned multiply Cycles Operation Effect on CCR Operand Source Form Opcode Table 6-1. Instruction Set Summary (Continued) Address Mode R E Q U I R E D Central Processor Unit (CPU) C b7 b0 0 b7 b0 3C dd 4C 5C 6C ff 7C 9E6C ff H:X (H:X) + 1 (IX+D, DIX+) DD 0 - - - DIX+ IMD IX+D 4E 5E 6E 7E X:A (X) x (A) - 0 - - - 0 INH 42 (M)Destination (M)Source General Release Specification ff ee ff dd dd dd ii dd dd 4 1 1 4 3 5 5 4 4 4 5 MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Negate (Two's Complement) NOP NSA M -(M) = $00 - (M) A -(A) = $00 - (A) X -(X) = $00 - (X) M -(M) = $00 - (M) M -(M) = $00 - (M) DIR INH - - INH IX1 IX SP1 30 dd 40 50 60 ff 70 9E60 ff 4 1 1 4 3 5 No Operation None - - - - - - INH 9D 1 Nibble Swap A A (A[3:0]:A[7:4]) - - - - - - INH 62 3 A (A) | (M) IMM DIR EXT 0 - - - IX2 IX1 IX SP1 SP2 AA BA CA DA EA FA 9EEA 9EDA ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X ORA opr,SP ORA opr,SP Inclusive OR A and M PSHA Push A onto Stack Push (A); SP (SP) - 1 - - - - - - INH 87 2 PSHH Push H onto Stack Push (H); SP (SP) - 1 - - - - - - INH 8B 2 PSHX Push X onto Stack Push (X); SP (SP) - 1 - - - - - - INH 89 2 PULA Pull A from Stack SP (SP + 1); Pull (A) - - - - - - INH 86 2 PULH Pull H from Stack SP (SP + 1); Pull (H) - - - - - - INH 8A 2 PULX Pull X from Stack SP (SP + 1); Pull (X) - - - - - - INH 88 2 C DIR INH - - INH IX1 IX SP1 39 dd 49 59 69 ff 79 9E69 ff 4 1 1 4 3 5 DIR INH - - INH IX1 IX SP1 36 dd 46 56 66 ff 76 9E66 ff 4 1 1 4 3 5 ROL opr ROLA ROLX ROL opr,X ROL ,X ROL opr,SP Rotate Left through Carry b7 b0 ii dd hh ll ee ff ff ff ee ff 2 3 4 4 3 2 4 5 ROR opr RORA RORX ROR opr,X ROR ,X ROR opr,SP Rotate Right through Carry RSP Reset Stack Pointer SP $FF - - - - - - INH 9C 1 RTI Return from Interrupt SP (SP) + 1; Pull (CCR) SP (SP) + 1; Pull (A) SP (SP) + 1; Pull (X) SP (SP) + 1; Pull (PCH) SP (SP) + 1; Pull (PCL) INH 80 7 RTS Return from Subroutine SP SP + 1; Pull (PCH) SP SP + 1; Pull (PCL) - - - - - - INH 81 4 C b7 b0 MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T NEG opr NEGA NEGX NEG opr,X NEG ,X NEG opr,SP N O N - D I S C L O S U R E Freescale Semiconductor, Inc... V H I N Z C Cycles Description Operand Operation Effect on CCR Opcode Source Form Address Mode Table 6-1. Instruction Set Summary (Continued) R E Q U I R E D Central Processor Unit (CPU) Instruction Set Summary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Description V H I N Z C SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X SBC opr,SP SBC opr,SP Subtract with Carry SEC Set Carry Bit SEI Set Interrupt Mask STA opr STA opr STA opr,X STA opr,X STA ,X STA opr,SP STA opr,SP Store A in M STHX opr Store H:X in M STOP Enable IRQ Pin; Stop Oscillator STX opr STX opr STX opr,X STX opr,X STX ,X STX opr,SP STX opr,SP SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X SUB opr,SP SUB opr,SP Store X in M Subtract IMM DIR EXT - - IX2 IX1 IX SP1 SP2 A2 B2 C2 D2 E2 F2 9EE2 9ED2 C1 - - - - - 1 INH 99 1 I1 - - 1 - - - INH 9B 2 M (A) DIR EXT IX2 0 - - - IX1 IX SP1 SP2 B7 C7 D7 E7 F7 9EE7 9ED7 (M:M + 1) (H:X) 0 - - - DIR 35 I 0; Stop Oscillator - - 0 - - - INH 8E M (X) DIR EXT IX2 0 - - - IX1 IX SP1 SP2 BF CF DF EF FF 9EEF 9EDF dd hh ll ee ff ff IMM DIR EXT - - IX2 IX1 IX SP1 SP2 A0 B0 C0 D0 E0 F0 9EE0 9ED0 ii dd hh ll ee ff ff - - 1 - - - INH 83 9 A (A) - (M) - (C) A (A) - (M) ii dd hh ll ee ff ff Cycles Operation Effect on CCR Operand Source Form Opcode Table 6-1. Instruction Set Summary (Continued) Address Mode R E Q U I R E D Central Processor Unit (CPU) ff ee ff dd hh ll ee ff ff 2 3 4 4 3 2 4 5 ff ee ff 3 4 4 3 2 4 5 dd 4 1 ff ee ff ff ee ff 3 4 4 3 2 4 5 2 3 4 4 3 2 4 5 SWI Software Interrupt PC (PC) + 1; Push (PCL) SP (SP) - 1; Push (PCH) SP (SP) - 1; Push (X) SP (SP) - 1; Push (A) SP (SP) - 1; Push (CCR) SP (SP) - 1; I 1 PCH Interrupt Vector High Byte PCL Interrupt Vector Low Byte TAP Transfer A to CCR CCR (A) INH 84 2 TAX Transfer A to X X (A) - - - - - - INH 97 1 TPA Transfer CCR to A A (CCR) - - - - - - INH 85 1 General Release Specification MC68HC908MR24 -- Rev. 1.0 Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Test for Negative or Zero TSX Transfer SP to H:X TXA Transfer X to A TXS Transfer H:X to SP A C CCR dd dd rr DD DIR DIX+ ee ff EXT ff H H hh ll I ii IMD IMM INH IX IX+ IX+D IX1 IX1+ IX2 M N (A) - $00 or (X) - $00 or (M) - $00 DIR INH 0 - - - INH IX1 IX SP1 H:X (SP) + 1 - - - - - - INH 95 2 A (X) - - - - - - INH 9F 1 (SP) (H:X) - 1 - - - - - - INH 94 2 Accumulator Carry/borrow bit Condition code register Direct address of operand Direct address of operand and relative offset of branch instruction Direct to direct addressing mode Direct addressing mode Direct to indexed with post increment addressing mode High and low bytes of offset in indexed, 16-bit offset addressing Extended addressing mode Offset byte in indexed, 8-bit offset addressing Half-carry bit Index register high byte High and low bytes of operand address in extended addressing Interrupt mask Immediate operand byte Immediate source to direct destination addressing mode Immediate addressing mode Inherent addressing mode Indexed, no offset addressing mode Indexed, no offset, post increment addressing mode Indexed with post increment to direct addressing mode Indexed, 8-bit offset addressing mode Indexed, 8-bit offset, post increment addressing mode Indexed, 16-bit offset addressing mode Memory location Negative bit n opr PC PCH PCL REL rel rr SP1 SP2 SP U V X Z & | () -( ) # ? : -- 3D dd 4D 5D 6D ff 7D 9E6D ff 3 1 1 3 2 4 Any bit Operand (one or two bytes) Program counter Program counter high byte Program counter low byte Relative addressing mode Relative program counter offset byte Relative program counter offset byte Stack pointer, 8-bit offset addressing mode Stack pointer 16-bit offset addressing mode Stack pointer Undefined Overflow bit Index register low byte Zero bit Logical AND Logical OR Logical EXCLUSIVE OR Contents of Negation (two's complement) Immediate value Sign extend Loaded with If Concatenated with Set or cleared Not affected 6.7 Opcode Map See Table 6-2. MC68HC908MR24 -- Rev. 1.0 General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T TST opr TSTA TSTX TST opr,X TST ,X TST opr,SP N O N - D I S C L O S U R E Freescale Semiconductor, Inc... V H I N Z C Cycles Description Operand Operation Effect on CCR Opcode Source Form Address Mode Table 6-1. Instruction Set Summary (Continued) R E Q U I R E D Central Processor Unit (CPU) Opcode Map General Release Specification Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com 5 BRSET0 3 DIR 5 BRCLR0 3 DIR 5 BRSET1 3 DIR 5 BRCLR1 3 DIR 5 BRSET2 3 DIR 5 BRCLR2 3 DIR 5 BRSET3 3 DIR 5 BRCLR3 3 DIR 5 BRSET4 3 DIR 5 BRCLR4 3 DIR 5 BRSET5 3 DIR 5 BRCLR5 3 DIR 5 BRSET6 3 DIR 5 BRCLR6 3 DIR 5 BRSET7 3 DIR 5 BRCLR7 3 DIR 0 4 BSET0 2 DIR 4 BCLR0 2 DIR 4 BSET1 2 DIR 4 BCLR1 2 DIR 4 BSET2 2 DIR 4 BCLR2 2 DIR 4 BSET3 2 DIR 4 BCLR3 2 DIR 4 BSET4 2 DIR 4 BCLR4 2 DIR 4 BSET5 2 DIR 4 BCLR5 2 DIR 4 BSET6 2 DIR 4 BCLR6 2 DIR 4 BSET7 2 DIR 4 BCLR7 2 DIR 1 3 BRA 2 REL 3 BRN 2 REL 3 BHI 2 REL 3 BLS 2 REL 3 BCC 2 REL 3 BCS 2 REL 3 BNE 2 REL 3 BEQ 2 REL 3 BHCC 2 REL 3 BHCS 2 REL 3 BPL 2 REL 3 BMI 2 REL 3 BMC 2 REL 3 BMS 2 REL 3 BIL 2 REL 3 BIH 2 REL 2 Branch REL 4 INH 1 NEGX 1 INH 4 CBEQX 3 IMM 7 DIV 1 INH 1 COMX 1 INH 1 LSRX 1 INH 4 LDHX 2 DIR 1 RORX 1 INH 1 ASRX 1 INH 1 LSLX 1 INH 1 ROLX 1 INH 1 DECX 1 INH 3 DBNZX 2 INH 1 INCX 1 INH 1 TSTX 1 INH 4 MOV 2 DIX+ 1 CLRX 1 INH 5 4 NEG 2 IX1 5 CBEQ 3 IX1+ 3 NSA 1 INH 4 COM 2 IX1 4 LSR 2 IX1 3 CPHX 3 IMM 4 ROR 2 IX1 4 ASR 2 IX1 4 LSL 2 IX1 4 ROL 2 IX1 4 DEC 2 IX1 5 DBNZ 3 IX1 4 INC 2 IX1 3 TST 2 IX1 4 MOV 3 IMD 3 CLR 2 IX1 6 Read-Modify-Write INH IX1 7 IX 9 3 7 BGE RTI 1 INH 2 REL 3 4 BLT RTS 1 INH 2 REL 3 BGT 2 REL 9 3 SWI BLE 1 INH 2 REL 2 2 TAP TXS 1 INH 1 INH 1 2 TPA TSX 1 INH 1 INH 2 PULA 1 INH 2 1 PSHA TAX 1 INH 1 INH 2 1 PULX CLC 1 INH 1 INH 2 1 PSHX SEC 1 INH 1 INH 2 2 CLI PULH 1 INH 1 INH 2 2 PSHH SEI 1 INH 1 INH 1 1 CLRH RSP 1 INH 1 INH 1 NOP 1 INH 1 STOP * 1 INH 1 1 WAIT TXA 1 INH 1 INH 8 Control INH INH 4 BSR 2 REL 2 LDX 2 IMM 2 AIX 2 IMM 2 SUB 2 IMM 2 CMP 2 IMM 2 SBC 2 IMM 2 CPX 2 IMM 2 AND 2 IMM 2 BIT 2 IMM 2 LDA 2 IMM 2 AIS 2 IMM 2 EOR 2 IMM 2 ADC 2 IMM 2 ORA 2 IMM 2 ADD 2 IMM A IMM Low Byte of Opcode in Hexadecimal 3 5 NEG NEG 3 SP1 1 IX 4 6 CBEQ CBEQ IX+ 4 SP1 2 2 DAA 1 INH 5 3 COM COM 3 SP1 1 IX 5 3 LSR LSR 3 SP1 1 IX 4 CPHX 2 DIR 5 3 ROR ROR 3 SP1 1 IX 5 3 ASR ASR 3 SP1 1 IX 5 3 LSL LSL 3 SP1 1 IX 5 3 ROL ROL 3 SP1 1 IX 5 3 DEC DEC 3 SP1 1 IX 6 4 DBNZ DBNZ 4 SP1 2 IX 5 3 INC INC 3 SP1 1 IX 4 2 TST TST 3 SP1 1 IX 4 MOV 2 IX+D 4 2 CLR CLR 3 SP1 1 IX 9E6 SP1 SP1 Stack Pointer, 8-Bit Offset SP2 Stack Pointer, 16-Bit Offset IX+ Indexed, No Offset with Post Increment IX1+ Indexed, 1-Byte Offset with Post Increment 1 4 NEGA NEG 2 DIR 1 INH 5 4 CBEQ CBEQA 3 DIR 3 IMM 5 MUL 1 INH 1 4 COMA COM 2 DIR 1 INH 4 1 LSR LSRA 2 DIR 1 INH 4 3 STHX LDHX 2 DIR 3 IMM 4 1 ROR RORA 2 DIR 1 INH 4 1 ASR ASRA 2 DIR 1 INH 4 1 LSL LSLA 2 DIR 1 INH 1 4 ROLA ROL 2 DIR 1 INH 4 1 DEC DECA 2 DIR 1 INH 5 3 DBNZ DBNZA 3 DIR 2 INH 4 1 INC INCA 2 DIR 1 INH 3 1 TST TSTA 2 DIR 1 INH 5 MOV 3 DD 3 1 CLR CLRA 2 DIR 1 INH 3 DIR INH Inherent REL Relative IMM Immediate IX Indexed, No Offset DIR Direct IX1 Indexed, 8-Bit Offset EXT Extended IX2 Indexed, 16-Bit Offset DD Direct-Direct IMD Immediate-Direct IX+D Indexed-Direct DIX+ Direct-Indexed *Pre-byte for stack pointer indexed instructions F E D C B A 9 8 7 6 5 4 3 2 1 0 LSB MSB Bit Manipulation DIR DIR Table 6-2. Opcode Map MSB 0 LSB 3 SUB 2 DIR 3 CMP 2 DIR 3 SBC 2 DIR 3 CPX 2 DIR 3 AND 2 DIR 3 BIT 2 DIR 3 LDA 2 DIR 3 STA 2 DIR 3 EOR 2 DIR 3 ADC 2 DIR 3 ORA 2 DIR 3 ADD 2 DIR 2 JMP 2 DIR 4 JSR 2 DIR 3 LDX 2 DIR 3 STX 2 DIR B DIR 3 SUB 2 IX1 3 CMP 2 IX1 3 SBC 2 IX1 3 CPX 2 IX1 3 AND 2 IX1 3 BIT 2 IX1 3 LDA 2 IX1 3 STA 2 IX1 3 EOR 2 IX1 3 ADC 2 IX1 3 ORA 2 IX1 3 ADD 2 IX1 3 JMP 2 IX1 5 JSR 2 IX1 3 LDX 2 IX1 3 STX 2 IX1 E 4 LDX SP1 4 STX 3 SP1 3 4 SUB 3 SP1 4 CMP 3 SP1 4 SBC 3 SP1 4 CPX 3 SP1 4 AND 3 SP1 4 BIT 3 SP1 4 LDA 3 SP1 4 STA 3 SP1 4 EOR 3 SP1 4 ADC 3 SP1 4 ORA 3 SP1 4 ADD 3 SP1 9EE SP1 High Byte of Opcode in Hexadecimal 5 LDX SP2 5 STX 4 SP2 4 5 SUB 4 SP2 5 CMP 4 SP2 5 SBC 4 SP2 5 CPX 4 SP2 5 AND 4 SP2 5 BIT 4 SP2 5 LDA 4 SP2 5 STA 4 SP2 5 EOR 4 SP2 5 ADC 4 SP2 5 ORA 4 SP2 5 ADD 4 SP2 9ED IX1 5 Cycles BRSET0 Opcode Mnemonic 3 DIR Number of Bytes / Addressing Mode 0 4 SUB 3 IX2 4 CMP 3 IX2 4 SBC 3 IX2 4 CPX 3 IX2 4 AND 3 IX2 4 BIT 3 IX2 4 LDA 3 IX2 4 STA 3 IX2 4 EOR 3 IX2 4 ADC 3 IX2 4 ORA 3 IX2 4 ADD 3 IX2 4 JMP 3 IX2 6 JSR 3 IX2 4 LDX 3 IX2 4 STX 3 IX2 D Register/Memory SP2 IX2 2 SUB 1 IX 2 CMP 1 IX 2 SBC 1 IX 2 CPX 1 IX 2 AND 1 IX 2 BIT 1 IX 2 LDA 1 IX 2 STA 1 IX 2 EOR 1 IX 2 ADC 1 IX 2 ORA 1 IX 2 ADD 1 IX 2 JMP 1 IX 4 JSR 1 IX 2 LDX 1 IX 2 STX 1 IX F IX R E Q U I R E D 4 SUB 3 EXT 4 CMP 3 EXT 4 SBC 3 EXT 4 CPX 3 EXT 4 AND 3 EXT 4 BIT 3 EXT 4 LDA 3 EXT 4 STA 3 EXT 4 EOR 3 EXT 4 ADC 3 EXT 4 ORA 3 EXT 4 ADD 3 EXT 3 JMP 3 EXT 5 JSR 3 EXT 4 LDX 3 EXT 4 STX 3 EXT C EXT Freescale Semiconductor, nc... A G R E E M E IN T N O N - D I S C L O S U R E Freescale Semiconductor, Inc. Central Processor Unit (CPU) MC68HC908MR24 -- Rev. 1.0 General Release Specification -- MC68HC908MR24 Section 7. System Integration Module (SIM) 7.1 Contents 7.3 SIM Bus Clock Control and Generation . . . . . . . . . . . . . . . . . .93 7.3.1 Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93 7.3.2 Clock Startup from POR or LVI Reset. . . . . . . . . . . . . . . . .93 7.3.3 Clocks in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .94 7.4 Reset and System Initialization. . . . . . . . . . . . . . . . . . . . . . . . .94 7.4.1 External Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .95 7.4.2 Active Resets from Internal Sources . . . . . . . . . . . . . . . . . .96 7.4.2.1 Power-On Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97 7.4.2.2 Computer Operating Properly (COP) Reset. . . . . . . . . . .98 7.4.2.3 Illegal Opcode Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98 7.4.2.4 Illegal Address Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .98 7.4.2.5 Low-Voltage Inhibit (LVI) Reset . . . . . . . . . . . . . . . . . . . .99 7.5 SIM Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .99 7.5.1 SIM Counter During Power-On Reset . . . . . . . . . . . . . . . . .99 7.5.2 SIM Counter and Reset States . . . . . . . . . . . . . . . . . . . . . .99 7.6 Exception Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100 7.6.1 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100 7.6.1.1 Hardware Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . .102 7.6.1.2 SWI Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .103 7.6.2 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104 7.6.3 Status Flag Protection in Break Mode. . . . . . . . . . . . . . . .104 7.7 Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .104 7.7.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .105 7.7.2 SIM Break Status Register . . . . . . . . . . . . . . . . . . . . . . . .107 7.7.3 SIM Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . .109 7.7.4 SIM Break Flag Control Register . . . . . . . . . . . . . . . . . . .110 MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 7.2 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 7.2 Introduction This section describes the system integration module. Together with the CPU, the SIM controls all MCU activities. A block diagram of the SIM is shown in Figure 7-1. Figure 7-2 is a summary of the SIM I/O registers. The SIM is a system state controller that coordinates CPU and exception timing. The SIM is responsible for: * Bus clock generation and control for CPU and peripherals: - Wait/reset/break entry and recovery - Internal clock control * Master reset control, including power-on reset (POR) and COP timeout * Interrupt control: - Acknowledge timing - Arbitration control timing - Vector address generation * CPU enable/disable timing * Modular architecture expandable to 128 interrupt sources N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. MODULE WAIT WAIT CONTROL CPU WAIT (FROM CPU) SIMOSCEN (TO CGM) SIM COUNTER COP CLOCK CGMXCLK (FROM CGM) CGMOUT (FROM CGM) R E Q U I R E D System Integration Module (SIM) Introduction RESET PIN LOGIC CLOCK GENERATORS INTERNAL CLOCKS LVI (FROM LVI MODULE) POR CONTROL MASTER RESET CONTROL RESET PIN CONTROL SIM RESET STATUS REGISTER ILLEGAL OPCODE (FROM CPU) ILLEGAL ADDRESS (FROM ADDRESS MAP DECODERS) COP (FROM COP MODULE) RESET INTERRUPT CONTROL AND PRIORITY DECODE A G R E E M E N T CLOCK CONTROL INTERRUPT SOURCES CPU INTERFACE Figure 7-1. SIM Block Diagram MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... /2 Freescale Semiconductor, Inc. Addr. Register Name Bit 7 6 5 4 3 2 R R R R R R Read: $FE00 SIM Break Status Register Write: (SBSR) Reset: Read: $FE01 SIM Reset Status Register Write: (SRSR) Reset: 1 Bit 0 SBSW R Note 1 0 POR PIN COP ILOP ILAD 0 LVI 0 R R R R R R R R 1 0 0 0 0 0 0 0 BCFE R R R R R R R Read: $FE03 SIM Break Flag Control Register Write: (SBFCR) Reset: Note 1. Writing a logic 0 clears SBSW. 0 R = Reserved Figure 7-2. SIM I/O Register Summary Table 7-1 shows the internal signal names used in this section. Table 7-1. Signal Name Conventions Signal name N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) Description CGMXCLK Buffered version of OSC1 from clock generator module (CGM) CGMVCLK PLL output CGMOUT PLL-based or OSC1-based clock output from CGM module (Bus clock = CGMOUT divided by two) IAB Internal address bus IDB Internal data bus PORRST Signal from the power-on reset module to the SIM IRST Internal reset signal R/W Read/write signal General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. CGMXCLK OSC1 CLOCK SELECT CIRCUIT CGMVCLK /2 A CGMOUT B S* *When S = 1, CGMOUT = B /2 BUS CLOCK GENERATORS SIM BCS PLL SIM COUNTER PTC3 MONITOR MODE USER MODE CGM Figure 7-3. CGM Clock Signals 7.3.1 Bus Timing In user mode, the internal bus frequency is either the crystal oscillator output (CGMXCLK) divided by four or the PLL output (CGMVCLK) divided by four. (See Section 8. Clock Generator Module (CGM).) 7.3.2 Clock Startup from POR or LVI Reset When the power-on reset module or the low-voltage inhibit module generates a reset, the clocks to the CPU and peripherals are inactive and held in an inactive phase until after the 4096 CGMXCLK cycle POR timeout has completed. The RST pin is driven low by the SIM during this entire period. The IBUS clocks start upon completion of the timeout. MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The bus clock generator provides system clock signals for the CPU and peripherals on the MCU. The system clocks are generated from an incoming clock, CGMOUT, as shown in Figure 7-3. This clock can come from either an external oscillator or from the on-chip PLL. (See Section 8. Clock Generator Module (CGM).) A G R E E M E N T 7.3 SIM Bus Clock Control and Generation R E Q U I R E D System Integration Module (SIM) SIM Bus Clock Control and Generation Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) 7.3.3 Clocks in Wait Mode In wait mode, the CPU clocks are inactive. The SIM also produces two sets of clocks for other modules. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode. 7.4 Reset and System Initialization The MCU has these reset sources: * Power-on reset module (POR) * External reset pin (RST) * Computer operating properly module (COP) * Low-voltage inhibit module (LVI) * Illegal opcode * Illegal address All of these resets produce the vector $FFFE-FFFF ($FEFE-FEFF in monitor mode) and assert the internal reset signal (IRST). IRST causes all registers to be returned to their default values and all modules to be returned to their reset states. An internal reset clears the SIM counter (see 7.5 SIM Counter), but an external reset does not. Each of the resets sets a corresponding bit in the SIM reset status register (SRSR). (See 7.7.3 SIM Reset Status Register.) General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Pulling the asynchronous RST pin low halts all processing. The PIN bit of the SIM reset status register (SRSR) is set as long as RST is held low for a minimum of 67 CGMXCLK cycles, assuming that neither the POR nor the LVI was the source of the reset. See Table 7-2 for details. Figure 7-4 shows the relative timing. Reset type Number of cycles required to set PIN POR/LVI 4163 (4096 + 64 + 3) All Others 67 (64 + 3) CGMOUT RST IAB PC VECT H VECT L Figure 7-4. External Reset Timing MC68HC908MR24 -- Rev. 1.0 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Table 7-2. PIN Bit Set Timing General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 7.4.1 External Pin Reset R E Q U I R E D System Integration Module (SIM) Reset and System Initialization Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) 7.4.2 Active Resets from Internal Sources All internal reset sources actively pull the RST pin low for 32 CGMXCLK cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles. (See Figure 7-5.) An internal reset can be caused by an illegal address, illegal opcode, COP timeout, LVI, or POR. (See Figure 7-6.) Note that for LVI or POR resets, the SIM cycles through 4096 CGMXCLK cycles during which the SIM forces the RST pin low. The internal reset signal then follows the sequence from the falling edge of RST shown in Figure 7-5. IRST RST RST PULLED LOW BY MCU 32 CYCLES 32 CYCLES CGMXCLK IAB VECTOR HIGH Figure 7-5. Internal Reset Timing The COP reset is asynchronous to the bus clock. ILLEGAL ADDRESS RST ILLEGAL OPCODE RST COPRST LVI POR INTERNAL RESET Figure 7-6. Sources of Internal Reset The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around the MCU. General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 7.4.2.1 Power-On Reset When power is first applied to the MCU, the power-on reset module (POR) generates a pulse to indicate that power-on has occurred. The external reset pin (RST) is held low while the SIM counter counts out 4096 CGMXCLK cycles. Sixty-four CGMXCLK cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur. R E Q U I R E D System Integration Module (SIM) Reset and System Initialization A POR pulse is generated. * The internal reset signal is asserted. * The SIM enables CGMOUT. * Internal clocks to the CPU and modules are held inactive for 4096 CGMXCLK cycles to allow stabilization of the oscillator. * The RST pin is driven low during the oscillator stabilization time. * The POR bit of the SIM reset status register (SRSR) is set and all other bits in the register are cleared. OSC1 PORRST 4096 CYCLES 32 CYCLES 32 CYCLES CGMXCLK CGMOUT RST IAB $FFFE $FFFF Figure 7-7. POR Recovery MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T * N O N - D I S C L O S U R E Freescale Semiconductor, Inc... At power-on, these events occur: Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) 7.4.2.2 Computer Operating Properly (COP) Reset An input to the SIM is reserved for the COP reset signal. The overflow of the COP counter causes an internal reset and sets the COP bit in the SIM reset status register (SRSR). The SIM actively pulls down the RST pin for all internal reset sources. To prevent a COP module timeout, write any value to location $FFFF. Writing to location $FFFF clears the COP counter and bits 12 through 4 of the SIM counter. The SIM counter output, which occurs at least every 213 - 24 CGMXCLK cycles, drives the COP counter. The COP should be serviced as soon as possible out of reset to guarantee the maximum amount of time before the first timeout. The COP module is disabled if the RST pin or the IRQ1/VPP pin is held at VDD + VHI while the MCU is in monitor mode. The COP module can be disabled only through combinational logic conditioned with the high voltage signal on the RST or the IRQ1/VPP pin. This prevents the COP from becoming disabled as a result of external noise. During a break state, VDD + VHI on the RST pin disables the COP module. 7.4.2.3 Illegal Opcode Reset The SIM decodes signals from the CPU to detect illegal instructions. An illegal instruction sets the ILOP bit in the SIM reset status register (SRSR) and causes a reset. Because the MC68HC908MR24 has stop mode disabled, execution of the STOP instruction will cause an illegal opcode reset. 7.4.2.4 Illegal Address Reset An opcode fetch from addresses other than FLASH or RAM addresses generates an illegal address reset (unimplemented locations within memory map). The SIM verifies that the CPU is fetching an opcode prior to asserting the ILAD bit in the SIM reset status register (SRSR) and resetting the MCU. A data fetch from an unmapped address does not generate a reset. General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 7.5 SIM Counter The SIM counter is used by the power-on reset module (POR) to allow the oscillator time to stabilize before enabling the internal bus (IBUS) clocks. The SIM counter also serves as a prescaler for the computer operating properly module (COP). The SIM counter overflow supplies the clock for the COP module. The SIM counter is 13 bits long and is clocked by the falling edge of CGMXCLK. 7.5.1 SIM Counter During Power-On Reset The power-on reset module (POR) detects power applied to the MCU. At power-on, the POR circuit asserts the signal PORRST. Once the SIM is initialized, it enables the clock generation module (CGM) to drive the bus clock state machine. 7.5.2 SIM Counter and Reset States External reset has no effect on the SIM counter. The SIM counter is freerunning after all reset states. (See 7.4.2 Active Resets from Internal Sources for counter control and internal reset recovery sequences.) MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The low-voltage inhibit module (LVI) asserts its output to the SIM when the VDD voltage falls to the LVILVRX voltage and remains at or below that level for at least nine consecutive CPU cycles (see 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%)). The LVI bit in the SIM reset status register (SRSR) is set, and the external reset pin (RST) is held low while the SIM counter counts out 4096 CGMXCLK cycles. Sixty-four CGMXCLK cycles later, the CPU is released from reset to allow the reset vector sequence to occur. The SIM actively pulls down the RST pin for all internal reset sources. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 7.4.2.5 Low-Voltage Inhibit (LVI) Reset R E Q U I R E D System Integration Module (SIM) SIM Counter Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) 7.6 Exception Control Normal, sequential program execution can be changed in three different ways: * Interrupts: - Maskable hardware CPU interrupts - Non-maskable software interrupt instruction (SWI) * Reset * Break interrupts 7.6.1 Interrupts At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 7-8 shows interrupt entry timing. Figure 7-10 shows interrupt recovery timing. Interrupts are latched, and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared). (See Figure 7-9.) MODULE INTERRUPT I BIT IAB IDB DUMMY SP DUMMY SP - 1 PC - 1[7:0] SP - 2 PC-1[15:8] SP - 3 X SP - 4 A VECT H CCR VECT L V DATA H START ADDR V DATA L OPCODE R/W Figure 7-8. Interrupt Entry General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D System Integration Module (SIM) Exception Control FROM RESET BREAK INTERRUPT? I BIT SET? YES NO YES INT0 INTERRUPT? YES NO INT11 INTERRUPT? YES NO STACK CPU REGISTERS SET I BIT LOAD PC WITH INTERRUPT VECTOR AS MANY INTERRUPTS AS EXIST ON CHIP FETCH NEXT INSTRUCTION. SWI INSTRUCTION? YES NO RTI INSTRUCTION? YES UNSTACK CPU REGISTERS NO EXECUTE INSTRUCTION Figure 7-9. Interrupt Processing MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T NO N O N - D I S C L O S U R E Freescale Semiconductor, Inc... I BIT SET? Freescale Semiconductor, Inc. R E Q U I R E D System Integration Module (SIM) MODULE INTERRUPT I BIT IAB SP - 4 IDB SP - 3 CCR SP - 2 A SP - 1 X PC - 1[7:0] SP PC PC-1[15:8] PC + 1 OPCODE OPERAND N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R/W Figure 7-10. Interrupt Recovery 7.6.1.1 Hardware Interrupts A hardware interrupt does not stop the current instruction. Processing of a hardware interrupt begins after completion of the current instruction. When the current instruction is complete, the SIM checks all pending hardware interrupts. If interrupts are not masked (I bit clear in the condition code register), and if the corresponding interrupt enable bit is set, the SIM proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. If more than one interrupt is pending at the end of an instruction execution, the highest priority interrupt is serviced first. Figure 7-11 demonstrates what happens when two interrupts are pending. If an interrupt is pending upon exit from the original interrupt service routine, the pending interrupt is serviced before the LDA instruction is executed. General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. INT1 BACKGROUND ROUTINE PSHH INT1 INTERRUPT SERVICE ROUTINE Freescale Semiconductor, Inc... PULH RTI INT2 PSHH INT2 INTERRUPT SERVICE ROUTINE PULH RTI Figure 7-11. Interrupt Recognition Example The LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the INT1 RTI prefetch, this is a redundant operation. NOTE: To maintain compatibility with the M6805 Family, the H register is not pushed on the stack during interrupt entry. If the interrupt service routine modifies the H register or uses the indexed addressing mode, software should save the H register and then restore it prior to exiting the routine. 7.6.1.2 SWI Instruction The SWI instruction is a non-maskable instruction that causes an interrupt regardless of the state of the interrupt mask (I bit) in the condition code register. NOTE: A software interrupt pushes PC onto the stack. A software interrupt does not push PC - 1, as a hardware interrupt does. MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T LDA #$FF N O N - D I S C L O S U R E CLI R E Q U I R E D System Integration Module (SIM) Exception Control Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) 7.6.2 Reset All reset sources always have equal and highest priority and cannot be arbitrated. 7.6.3 Status Flag Protection in Break Mode The SIM controls whether status flags contained in other modules can be cleared during break mode. The user can select whether flags are protected from being cleared by properly initializing the break clear flag enable bit (BCFE) in the SIM break flag control register (SBFCR). Protecting flags in break mode ensures that set flags will not be cleared while in break mode. This protection allows registers to be freely read and written during break mode without losing status flag information. Setting the BCFE bit enables the clearing mechanisms. Once cleared in break mode, a flag remains cleared even when break mode is exited. Status flags with a 2-step clearing mechanism -- for example, a read of one register followed by the read or write of another -- are protected, even when the first step is accomplished prior to entering break mode. Upon leaving break mode, execution of the second step will clear the flag as normal. 7.7 Low-Power Mode Executing the WAIT instruction puts the MCU in a low powerconsumption mode for standby situations. The SIM holds the CPU in a non-clocked state. WAIT clears the interrupt mask (I) in the condition code register, allowing interrupts to occur. General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. A module that is active during wait mode can wake up the CPU with an interrupt if the interrupt is enabled. Stacking for the interrupt begins one cycle after the WAIT instruction during which the interrupt occurred. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode. Wait mode can also be exited by a reset or break. A break interrupt during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM break status register (SBSR). If the COP disable bit, COPD, in the configuration register is logic 0, then the computer operating properly module (COP) is enabled and remains active in wait mode. IAB IDB WAIT ADDR WAIT ADDR + 1 PREVIOUS DATA SAME NEXT OPCODE SAME SAME SAME R/W NOTE: Previous data can be operand data or the WAIT opcode, depending on the last instruction. Figure 7-12. Wait Mode Entry Timing MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... In wait mode, the CPU clocks are inactive while the peripheral clocks continue to run. Figure 7-12 shows the timing for wait mode entry. A G R E E M E N T 7.7.1 Wait Mode R E Q U I R E D System Integration Module (SIM) Low-Power Mode Freescale Semiconductor, Inc. R E Q U I R E D System Integration Module (SIM) Figure 7-13 and Figure 7-14 show the timing for WAIT recovery. IAB IDB $6E0B $A6 $A6 $6E0C $A6 $01 $00FF $0B $00FE $00FD $00FC $6E EXITSTOPWAIT NOTE: EXITSTOPWAIT = RST pin OR CPU interrupt OR break interrupt Freescale Semiconductor, Inc... A G R E E M E N T Figure 7-13. Wait Recovery from Interrupt or Break 32 CYCLES IAB IDB 32 CYCLES $6E0B $A6 $A6 RSTVCTH RSTVCTL $A6 RST CGMXCLK N O N - D I S C L O S U R E Figure 7-14. Wait Recovery from Internal Reset General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 7.7.2 SIM Break Status Register The SIM break status register contains a flag to indicate that a break caused an exit from wait mode. $FE00 6 5 4 3 2 R R R R R R Freescale Semiconductor, Inc... Read: 1 Bit 0 SBSW Write: Note(1) Reset: 0 R R = Reserved NOTE 1. Writing a logic zero clears SBSW. Figure 7-15. SIM Break Status Register (SBSR) SBSW -- SIM break stop/wait This status bit is useful in applications requiring a return to wait mode after exiting from a break interrupt. Clear SBSW by writing a logic 0 to it. Reset clears SBSW. 1 = Wait mode was exited by break interrupt. 0 = Wait mode was not exited by break interrupt. SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it. The following code is an example of this. Writing 0 to the SBSW bit clears it. MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T BIt 7 N O N - D I S C L O S U R E Address: R E Q U I R E D System Integration Module (SIM) Low-Power Mode Freescale Semiconductor, Inc. ; This code works if the H register has been pushed onto the stack in the break ; service routine software. This code should be executed at the end of the break ; service routine software. HIBYTE EQU 5 LOBYTE EQU 6 ; If not SBSW, do RTI BRCLR SBSW,SBSR, RETURN ; See if wait mode was exited by break. ; TST LOBYTE,SP ; If RETURNLO is not zero, BNE DOLO ; then just decrement low byte. DEC HIBYTE,SP ; Else deal with high byte, too. DOLO DEC LOBYTE,SP ; Point to WAIT opcode. RETURN PULH RTI ; Restore H register. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... Address: $FE01 BIt 7 6 5 4 3 2 1 Bit 0 Read: POR PIN COP ILOP ILAD 0 LVI O Write: R R R R R R R R Reset: 1 0 0 0 0 0 0 0 R = Reserved Figure 7-16. SIM Reset Status Register (SRSR) POR -- Power-on reset bit 1 = Last reset caused by POR circuit 0 = Read of SRSR PIN -- External reset bit 1 = Last reset caused by external reset pin (RST) 0 = POR or read of SRSR COP -- Computer operating properly reset bit 1 = Last reset caused by COP counter 0 = POR or read of SRSR ILOP -- Illegal opcode reset bit 1 = Last reset caused by an illegal opcode 0 = POR or read of SRSR ILAD -- Illegal address reset bit (opcode fetches only) 1 = Last reset caused by an opcode fetch from an illegal address 0 = POR or read of SRSR LVI -- Low-voltage inhibit reset bit 1 = Last reset was caused by the LVI circuit 0 = POR or read of SRSR MC68HC908MR24 -- Rev. 1.0 General Release Specification System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T This register contains six flags that show the source of the last reset. Clear the SIM reset status register by reading it. A power-on reset sets the POR bit and clears all other bits in the register. N O N - D I S C L O S U R E 7.7.3 SIM Reset Status Register R E Q U I R E D System Integration Module (SIM) Low-Power Mode Freescale Semiconductor, Inc. 7.7.4 SIM Break Flag Control Register The SIM break control register contains a bit that enables software to clear status bits while the MCU is in a break state. Address: $FE03 BIt 7 6 5 4 3 2 1 Bit 0 BCFE R R R R R R R Read: Write: Reset: 0 R = Reserved Figure 7-17. SIM Break Flag Control Register (SBFCR) BCFE -- Break clear flag enable bit This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set. 1 = Status bits clearable during break 0 = Status bits not clearable during break N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D System Integration Module (SIM) General Release Specification MC68HC908MR24 -- Rev. 1.0 System Integration Module (SIM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 8.1 Contents 8.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112 8.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112 8.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113 8.4.1 Crystal Oscillator Circuit . . . . . . . . . . . . . . . . . . . . . . . . . .113 8.4.2 Phase-Locked Loop Circuit (PLL) . . . . . . . . . . . . . . . . . . .115 8.4.2.1 PLL Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115 8.4.2.2 Acquisition and Tracking Modes . . . . . . . . . . . . . . . . . .117 8.4.2.3 Manual and Automatic PLL Bandwidth Modes . . . . . . .117 8.4.2.4 Programming the PLL . . . . . . . . . . . . . . . . . . . . . . . . . .119 8.4.2.5 Special Programming Exceptions . . . . . . . . . . . . . . . . .120 8.4.3 Base Clock Selector Circuit. . . . . . . . . . . . . . . . . . . . . . . .120 8.4.4 CGM External Connections. . . . . . . . . . . . . . . . . . . . . . . .121 8.5 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .123 8.5.1 Crystal Amplifier Input Pin (OSC1) . . . . . . . . . . . . . . . . . .123 8.5.2 Crystal Amplifier Output Pin (OSC2) . . . . . . . . . . . . . . . . .123 8.5.3 External Filter Capacitor Pin (CGMXFC). . . . . . . . . . . . . .123 8.5.4 PLL Analog Power Pin (VDDA) . . . . . . . . . . . . . . . . . . . . .123 8.5.5 Oscillator Enable Signal (SIMOSCEN) . . . . . . . . . . . . . . .123 8.5.6 Crystal Output Frequency Signal (CGMXCLK) . . . . . . . . .124 8.5.7 CGM Base Clock Output (CGMOUT) . . . . . . . . . . . . . . . .124 8.5.8 CGM CPU Interrupt (CGMINT) . . . . . . . . . . . . . . . . . . . . .124 8.6 CGM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125 8.6.1 PLL Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .126 8.6.2 PLL Bandwidth Control Register . . . . . . . . . . . . . . . . . . . .128 8.6.3 PLL Programming Register (PPG) . . . . . . . . . . . . . . . . . .130 8.7 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .131 8.8 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .132 8.9 CGM During Break Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .132 MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 8. Clock Generator Module (CGM) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) 8.10 Acquisition/Lock Time Specifications . . . . . . . . . . . . . . . . . . .133 8.10.1 Acquisition/Lock Time Definitions . . . . . . . . . . . . . . . . . . .133 8.10.2 Parametric Influences on Reaction Time . . . . . . . . . . . . .134 8.10.3 Choosing a Filter Capacitor. . . . . . . . . . . . . . . . . . . . . . . .135 8.10.4 Reaction Time Calculation . . . . . . . . . . . . . . . . . . . . . . . .136 8.2 Introduction This section describes the clock generator module (CGM, Version A). The CGM generates the crystal clock signal, CGMXCLK, which operates at the frequency of the crystal. The CGM also generates the base clock signal, CGMOUT, from which the system integration module (SIM) derives the system clocks. CGMOUT is based on either the crystal clock divided by two or the phase-locked loop (PLL) clock, CGMVCLK, divided by two. The PLL is a frequency generator designed for use with crystals or ceramic resonators. The PLL can generate an 8-MHz bus frequency without using a 32-MHz crystal. 8.3 Features Features of the CGM include: * Phase-locked loop with output frequency in integer multiples of the crystal reference * Programmable hardware voltage-controlled oscillator (VCO) for low-jitter operation * Automatic bandwidth control mode for low-jitter operation * Automatic frequency lock detector * CPU interrupt on entry or exit from locked condition General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * Crystal oscillator circuit -- The crystal oscillator circuit generates the constant crystal frequency clock, CGMXCLK. * Phase-locked loop (PLL) -- The PLL generates the programmable VCO frequency clock, CGMVCLK. * Base clock selector circuit -- This software-controlled circuit selects either CGMXCLK divided by two or the VCO clock, CGMVCLK, divided by two as the base clock, CGMOUT. The SIM derives the system clocks from CGMOUT. Figure 8-1 shows the structure of the CGM. 8.4.1 Crystal Oscillator Circuit The crystal oscillator circuit consists of an inverting amplifier and an external crystal. The OSC1 pin is the input to the amplifier and the OSC2 pin is the output. The SIMOSCEN signal from the system integration module (SIM) enables the crystal oscillator circuit. The CGMXCLK signal is the output of the crystal oscillator circuit and runs at a rate equal to the crystal frequency. CGMXCLK is then buffered to produce CGMRCLK, the PLL reference clock. CGMXCLK can be used by other modules which require precise timing for operation. The duty cycle of CGMXCLK is not guaranteed to be 50% and depends on external factors, including the crystal and related external components. An externally generated clock also can feed the OSC1 pin of the crystal oscillator circuit. Connect the external clock to the OSC1 pin and let the OSC2 pin float. MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... The CGM consists of three major submodules: N O N - D I S C L O S U R E 8.4 Functional Description R E Q U I R E D Clock Generator Module (CGM) Functional Description Freescale Semiconductor, Inc. R E Q U I R E D Clock Generator Module (CGM) CRYSTAL OSCILLATOR OSC2 CGMXCLK CLOCK SELECT CIRCUIT OSC1 A G R E E M E N T Freescale Semiconductor, Inc... A CGMOUT B S* TO SIM *When S = 1, CGMOUT = B SIMOSCEN CGMRDV CGMRCLK VDDA N O N - D I S C L O S U R E /2 TO SIM, SCI BCS CGMXFC USER MODE VSS VRS[7:4] PTC3 MONITOR MODE PHASE DETECTOR VOLTAGE CONTROLLED OSCILLATOR LOOP FILTER PLL ANALOG LOCK DETECTOR LOCK BANDWIDTH CONTROL AUTO ACQ INTERRUPT CONTROL PLLIE CGMINT PLLF MUL[7:4] CGMVDV FREQUENCY DIVIDER CGMVCLK Figure 8-1. CGM Block Diagram General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Bit 7 Read: $005C Freescale Semiconductor, Inc... $005D $005E PLL Control Register Write: (PCTL) Reset: Read: PLL Bandwidth Control Register Write: (PBWC) Reset: Read: PLL Programming Register Write: (PPG) Reset: 6 5 4 PLLON BCS PLLF PLLIE R 0 0 1 0 ACQ XLD LOCK AUTO R 3 2 1 Bit 0 1 1 1 1 R R R R 1 1 1 1 0 0 0 0 R R R R 0 0 0 0 0 0 0 0 MUL7 MUL6 MUL5 MUL4 VRS7 VRS6 VRS5 VRS4 0 1 1 0 0 1 1 0 R = Reserved Figure 8-2. CGM I/O Register Summary 8.4.2 Phase-Locked Loop Circuit (PLL) The PLL is a frequency generator that can operate in either acquisition mode or tracking mode, depending on the accuracy of the output frequency. The PLL can change between acquisition and tracking modes either automatically or manually. 8.4.2.1 PLL Circuits The PLL consists of these circuits: * Voltage-controlled oscillator (VCO) * Modulo VCO frequency divider * Phase detector * Loop filter * Lock detector MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Clock Generator Module (CGM) Functional Description Freescale Semiconductor, Inc. R E Q U I R E D The VCO's output clock, CGMVCLK, running at a frequency fVCLK, is fed back through a programmable modulo divider. The modulo divider reduces the VCO clock by a factor, N. The divider's output is the VCO feedback clock, CGMVDV, running at a frequency fVDV = fVCLK/N. (See 8.4.2.4 Programming the PLL for more information.) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The operating range of the VCO is programmable for a wide range of frequencies and for maximum immunity to external noise, including supply and CGMXFC noise. The VCO frequency is bound to a range from roughly one-half to twice the center-of-range frequency, fVRS. Modulating the voltage on the CGMXFC pin changes the frequency within this range. By design, fVRS is equal to the nominal center-of-range frequency, fNOM, (4.9152 MHz) times a linear factor L, or (L)fNOM. A G R E E M E N T Clock Generator Module (CGM) CGMRCLK is the PLL reference clock, a buffered version of CGMXCLK. CGMRCLK runs at a frequency, fRCLK, and is fed to the PLL through a buffer. The buffer output is the final reference clock, CGMRDV, running at a frequency fRDV = fRCLK. The phase detector then compares the VCO feedback clock, CGMVDV, with the final reference clock, CGMRDV. A correction pulse is generated based on the phase difference between the two signals. The loop filter then slightly alters the DC voltage on the external capacitor connected to CGMXFC based on the width and direction of the correction pulse. The filter can make fast or slow corrections depending on its mode, described in 8.4.2.2 Acquisition and Tracking Modes. The value of the external capacitor and the reference frequency determines the speed of the corrections and the stability of the PLL. The lock detector compares the frequencies of the VCO feedback clock, CGMVDV, and the final reference clock, CGMRDV. Therefore, the speed of the lock detector is directly proportional to the final reference frequency, fRDV. The circuit determines the mode of the PLL and the lock condition based on this comparison. General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * Acquisition mode -- In acquisition mode, the filter can make large frequency corrections to the VCO. This mode is used at PLL startup or when the PLL has suffered a severe noise hit and the VCO frequency is far off the desired frequency. When in acquisition mode, the ACQ bit is clear in the PLL bandwidth control register. (See 8.6.2 PLL Bandwidth Control Register.) * Tracking mode -- In tracking mode, the filter makes only small corrections to the frequency of the VCO. PLL jitter is much lower in tracking mode, but the response to noise is also slower. The PLL enters tracking mode when the VCO frequency is nearly correct, such as when the PLL is selected as the base clock source. (See 8.4.3 Base Clock Selector Circuit.) The PLL is automatically in tracking mode when not in acquisition mode or when the ACQ bit is set. 8.4.2.3 Manual and Automatic PLL Bandwidth Modes The PLL can change the bandwidth or operational mode of the loop filter manually or automatically. In automatic bandwidth control mode (AUTO = 1), the lock detector automatically switches between acquisition and tracking modes. Automatic bandwidth control mode also is used to determine when the VCO clock, CGMVCLK, is safe to use as the source for the base clock, CGMOUT. (See 8.6.2 PLL Bandwidth Control Register.) If PLL interrupts are enabled, the software can wait for a PLL interrupt request and then check the LOCK bit. If interrupts are disabled, software can poll the LOCK bit continuously (during PLL startup, usually) or at periodic intervals. In either case, when the LOCK bit is set, the VCO clock is safe to use as the source for the base clock. (See 8.4.3 Base Clock Selector Circuit.) If the VCO is selected as the source for the base clock and the LOCK bit is clear, the PLL has suffered a severe noise hit and the software must take appropriate action, depending on the application. (See 8.7 Interrupts for information and precautions on using interrupts.) MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... The PLL filter is manually or automatically configurable into one of two operating modes: N O N - D I S C L O S U R E 8.4.2.2 Acquisition and Tracking Modes R E Q U I R E D Clock Generator Module (CGM) Functional Description Freescale Semiconductor, Inc. These conditions apply when the PLL is in automatic bandwidth control mode: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) * The ACQ bit (see 8.6.2 PLL Bandwidth Control Register) is a read-only indicator of the mode of the filter. (See 8.4.2.2 Acquisition and Tracking Modes.) * The ACQ bit is set when the VCO frequency is within a certain tolerance, TRK, and is cleared when the VCO frequency is out of a certain tolerance, UNT. (See 8.10 Acquisition/Lock Time Specifications for more information.) * The LOCK bit is a read-only indicator of the locked state of the PLL. * The LOCK bit is set when the VCO frequency is within a certain tolerance, Lock, and is cleared when the VCO frequency is out of a certain tolerance, UNL. (See 8.10 Acquisition/Lock Time Specifications for more information.) * CPU interrupts can occur if enabled (PLLIE = 1) when the PLL's lock condition changes, toggling the LOCK bit. (See 8.6.1 PLL Control Register.) The PLL also may operate in manual mode (AUTO = 0). Manual mode is used by systems that do not require an indicator of the lock condition for proper operation. Such systems typically operate well below fBUSMAX and require fast startup. The following conditions apply when in manual mode: * ACQ is a writable control bit that controls the mode of the filter. Before turning on the PLL in manual mode, the ACQ bit must be clear. * Before entering tracking mode (ACQ = 1), software must wait a given time, tACQ (see 8.10 Acquisition/Lock Time Specifications), after turning on the PLL by setting PLLON in the PLL control register (PCTL). * Software must wait a given time, tAL, after entering tracking mode before selecting the PLL as the clock source to CGMOUT (BCS = 1). * The LOCK bit is disabled. General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * CPU interrupts from the CGM are disabled. 8.4.2.4 Programming the PLL The following procedure shows how to program the PLL. NOTE: The round function in the following equations means that the real number should be rounded to the nearest integer number. R E Q U I R E D Clock Generator Module (CGM) Functional Description 2. Calculate the desired VCO frequency (four times the desired bus frequency). f VCLKDES = 4xf BUSDES 3. Choose a practical PLL reference frequency, fRCLK. 4. Select a VCO frequency multiplier, N. f VCLKDES N = round -------------------------------- f RCLK f = Nxf VCLK f BUS = (f N O N - D I S C L O S U R E 5. Calculate and verify the adequacy of the VCO and bus frequencies fVCLK and fBUS. RCLK VCLK )4 6. Select a VCO linear range multiplier, L. f VCLK L = round ------------------ f NOM where fNOM = 4.9152 MHz MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... 1. Choose the desired bus frequency, fBUSDES. Freescale Semiconductor, Inc. R E Q U I R E D Clock Generator Module (CGM) 7. Calculate and verify the adequacy of the VCO programmed center-of-range frequency, fVRS. fVRS = (L)fNOM 8. Verify the choice of N and L by comparing fVCLK to fVRS and fVCLKDES. For proper operation, fVCLK must be within the application's tolerance of fVCLKDES, and fVRS must be as close as possible to fVCLK. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T NOTE: Exceeding the recommended maximum bus frequency or VCO frequency can crash the MCU. 9. Program the PLL registers accordingly: a. In the upper four bits of the PLL programming register (PPG), program the binary equivalent of N. b. In the lower four bits of the PLL programming register (PPG), program the binary equivalent of L. 8.4.2.5 Special Programming Exceptions The programming method described in 8.4.2.4 Programming the PLL does not account for possible exceptions. A value of zero for N or L is meaningless when used in the equations given. To account for these exceptions: * A zero value for N is interpreted exactly the same as a value of one. * A zero value for L disables the PLL and prevents its selection as the source for the base clock. (See 8.4.3 Base Clock Selector Circuit.) 8.4.3 Base Clock Selector Circuit This circuit is used to select either the crystal clock, CGMXCLK, or the VCO clock, CGMVCLK, as the source of the base clock, CGMOUT. The two input clocks go through a transition control circuit that waits up to three CGMXCLK cycles and three CGMVCLK cycles to change from one clock source to the other. During this time, CGMOUT is held in General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 8.4.4 CGM External Connections In its typical configuration, the CGM requires seven external components. Five of these are for the crystal oscillator and two are for the PLL. The crystal oscillator is normally connected in a Pierce oscillator configuration, as shown in Figure 8-3. Figure 8-3 shows only the logical representation of the internal components and may not represent actual circuitry. The oscillator configuration uses five components: * Crystal, X1 * Fixed capacitor, C1 * Tuning capacitor, C2 (can also be a fixed capacitor) * Feedback resistor, RB * Series resistor, RS (optional) The series resistor (RS) is included in the diagram to follow strict Pierce oscillator guidelines and may not be required for all ranges of operation, especially with high frequency crystals. Refer to the crystal manufacturer's data for more information. MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The BCS bit in the PLL control register (PCTL) selects which clock drives CGMOUT. The VCO clock cannot be selected as the base clock source if the PLL is not turned on. The PLL cannot be turned off if the VCO clock is selected. The PLL cannot be turned on or off simultaneously with the selection or deselection of the VCO clock. The VCO clock also cannot be selected as the base clock source if the factor L is programmed to a 0. This value would set up a condition inconsistent with the operation of the PLL, so that the PLL would be disabled and the crystal clock would be forced as the source of the base clock. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... stasis. The output of the transition control circuit is then divided by two to correct the duty cycle. Therefore, the bus clock frequency, which is one-half of the base clock frequency, is one-fourth the frequency of the selected clock (CGMXCLK or CGMVCLK). R E Q U I R E D Clock Generator Module (CGM) Functional Description Freescale Semiconductor, Inc. Figure 8-3 also shows the external components for the PLL: * Bypass capacitor, CBYP * Filter capacitor, CF Routing should be done with great care to minimize signal cross talk and noise. (See 8.10 Acquisition/Lock Time Specifications for routing information and more information on the filter capacitor's value and its effects on PLL performance.) Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) SIMOSCEN CGMXCLK OSC1 OSC2 VSS R S* CGMXFC VDDA VDD CF CBYP RB X1 N O N - D I S C L O S U R E C1 C2 *RS can be 0 (shorted) when used with higher-frequency crystals. Refer to manufacturer's data. Figure 8-3. CGM External Connections General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 8.5 I/O Signals The following paragraphs describe the CGM input/output (I/O) signals. 8.5.1 Crystal Amplifier Input Pin (OSC1) The OSC2 pin is the output of the crystal oscillator inverting amplifier. 8.5.3 External Filter Capacitor Pin (CGMXFC) The CGMXFC pin is required by the loop filter to filter out phase corrections. A small external capacitor is connected to this pin. NOTE: To prevent noise problems, CF should be placed as close to the CGMXFC pin as possible, with minimum routing distances and no routing of other signals across the CF connection. 8.5.4 PLL Analog Power Pin (VDDA) VDDA is a power pin used by the analog portions of the PLL. Connect the VDDA pin to the same voltage potential as the VDD pin. NOTE: Route VDDA carefully for maximum noise immunity and place bypass capacitors as close as possible to the package. 8.5.5 Oscillator Enable Signal (SIMOSCEN) The SIMOSCEN signal comes from the system integration module (SIM) and enables the oscillator and PLL. MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 8.5.2 Crystal Amplifier Output Pin (OSC2) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The OSC1 pin is an input to the crystal oscillator amplifier. R E Q U I R E D Clock Generator Module (CGM) I/O Signals Freescale Semiconductor, Inc. 8.5.6 Crystal Output Frequency Signal (CGMXCLK) CGMXCLK is the crystal oscillator output signal. It runs at the full speed of the crystal (fXCLK) and comes directly from the crystal oscillator circuit. Figure 8-3 shows only the logical relation of CGMXCLK to OSC1 and OSC2 and may not represent the actual circuitry. The duty cycle of CGMXCLK is unknown and may depend on the crystal and other external factors. Also, the frequency and amplitude of CGMXCLK can be unstable at startup. 8.5.7 CGM Base Clock Output (CGMOUT) CGMOUT is the clock output of the CGM. This signal goes to the SIM, which generates the MCU clocks. CGMOUT is a 50% duty cycle clock running at twice the bus frequency. CGMOUT is software programmable to be either the oscillator output, CGMXCLK, divided by two or the VCO clock, CGMVCLK, divided by two. 8.5.8 CGM CPU Interrupt (CGMINT) CGMINT is the interrupt signal generated by the PLL lock detector. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * PLL control register (PCTL) (See 8.6.1 PLL Control Register.) * PLL bandwidth control register (PBWC) (See 8.6.2 PLL Bandwidth Control Register.) * PLL programming register (PPG) ((See 8.6.3 PLL Programming Register (PPG).) Figure 8-4 is a summary of the CGM registers. Addr. Register Name Bit 7 Read: $005C PLL Control Register Write: (PCTL) Reset: $005E PLL Bandwidth Control Register Write: (PBWC) Reset: Read: PLL Programming Register Write: (PPG) Reset: 5 4 PLLON BCS PLLF PLLIE R 0 Read: $005D 6 0 1 0 ACQ XLD LOCK AUTO R 3 2 1 Bit 0 1 1 1 1 R R R R 1 1 1 1 0 0 0 0 R R R R 0 0 0 0 0 0 0 0 MUL7 MUL6 MUL5 MUL4 VRS7 VRS6 VRS5 VRS4 0 1 1 0 0 1 1 0 R = Reserved NOTES: 1. When AUTO = 0, PLLIE is forced to logic 0 and is read-only. 2. When AUTO = 0, PLLF and LOCK read as logic 0. 3. When AUTO = 1, ACQ is read-only. 4. When PLLON = 0 or VRS[7:4] = $0, BCS is forced to logic 0 and is read-only. 5. When PLLON = 1, the PLL programming register is read-only. 6. When BCS = 1, PLLON is forced set and is read-only. Figure 8-4. CGM I/O Register Summary MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... These registers control and monitor operation of the CGM: N O N - D I S C L O S U R E 8.6 CGM Registers R E Q U I R E D Clock Generator Module (CGM) CGM Registers Freescale Semiconductor, Inc. R E Q U I R E D Clock Generator Module (CGM) 8.6.1 PLL Control Register The PLL control register contains the interrupt enable and flag bits, the on/off switch, and the base clock selector bit. Address: $005C Bit 7 Read: 6 A G R E E M E N T Write: Freescale Semiconductor, Inc... N O N - D I S C L O S U R E 4 PLLON BCS PLLF PILLIE Reset: 5 R 0 0 R = Reserved 1 0 3 2 1 Bit 0 1 1 1 1 R R R R 1 1 1 1 Figure 8-5. PLL Control Register (PCTL) PLLIE -- PLL interrupt enable bit This read/write bit enables the PLL to generate an interrupt request when the LOCK bit toggles, setting the PLL flag, PLLF. When the AUTO bit in the PLL bandwidth control register (PBWC) is clear, PLLIE cannot be written and reads as logic 0. Reset clears the PLLIE bit. 1 = PLL interrupts enabled 0 = PLL interrupts disabled PLLF -- PLL interrupt flag bit This read-only bit is set whenever the LOCK bit toggles. PLLF generates an interrupt request if the PLLIE bit also is set. PLLF always reads as logic 0 when the AUTO bit in the PLL bandwidth control register (PBWC) is clear. Clear the PLLF bit by reading the PLL control register. Reset clears the PLLF bit. 1 = Change in lock condition 0 = No change in lock condition NOTE: Do not inadvertently clear the PLLF bit. Any read or read-modify-write operation on the PLL control register clears the PLLF bit. General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. PLLON -- PLL on bit This read/write bit selects either the crystal oscillator output, CGMXCLK, or the VCO clock, CGMVCLK, as the source of the CGM output, CGMOUT. CGMOUT frequency is one-half the frequency of the selected clock. BCS cannot be set while the PLLON bit is clear. After toggling BCS, it may take up to three CGMXCLK and three CGMVCLK cycles to complete the transition from one source clock to the other. During the transition, CGMOUT is held in stasis. (See 8.4.3 Base Clock Selector Circuit.) Reset clears the BCS bit. 1 = CGMVCLK divided by two drives CGMOUT 0 = CGMXCLK divided by two drives CGMOUT NOTE: PLLON and BCS have built-in protection that prevents the base clock selector circuit from selecting the VCO clock as the source of the base clock if the PLL is off. Therefore, PLLON cannot be cleared when BCS is set, and BCS cannot be set when PLLON is clear. If the PLL is off (PLLON = 0), selecting CGMVCLK requires two writes to the PLL control register. (See 8.4.3 Base Clock Selector Circuit.) PCTL[3:0] -- Unimplemented bits These bits provide no function and always read as logic 1s. MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T BCS -- Base clock select bit N O N - D I S C L O S U R E Freescale Semiconductor, Inc... This read/write bit activates the PLL and enables the VCO clock, CGMVCLK. PLLON cannot be cleared if the VCO clock is driving the base clock, CGMOUT (BCS = 1). (See 8.4.3 Base Clock Selector Circuit.) Reset sets this bit so that the loop can stabilize as the MCU is powering up. 1 = PLL on 0 = PLL off R E Q U I R E D Clock Generator Module (CGM) CGM Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) 8.6.2 PLL Bandwidth Control Register The PLL bandwidth control register: * Selects automatic or manual (software-controlled) bandwidth control mode * Indicates when the PLL is locked * In automatic bandwidth control mode, indicates when the PLL is in acquisition or tracking mode * In manual operation, forces the PLL into acquisition or tracking mode Address: $005D Bit 7 Read: 6 4 ACQ XLD LOCK AUTO Write: Reset: 5 R 0 0 R = Reserved 0 0 3 2 1 Bit 0 0 0 0 0 R R R R 0 0 0 0 Figure 8-6. PLL Bandwidth Control Register (PBWC) AUTO -- Automatic bandwidth control bit This read/write bit selects automatic or manual bandwidth control. When initializing the PLL for manual operation (AUTO = 0), clear the ACQ bit before turning on the PLL. Reset clears the AUTO bit. 1 = Automatic bandwidth control 0 = Manual bandwidth control LOCK -- Lock indicator bit When the AUTO bit is set, LOCK is a read-only bit that becomes set when the VCO clock, CGMVCLK, is locked (running at the programmed frequency). When the AUTO bit is clear, LOCK reads as logic 0 and has no meaning. Reset clears the LOCK bit. 1 = VCO frequency correct or locked 0 = VCO frequency incorrect or unlocked General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. In automatic bandwidth control mode (AUTO = 1), the last-written value from manual operation is stored in a temporary location and is recovered when manual operation resumes. Reset clears this bit, enabling acquisition mode. 1 = Tracking mode 0 = Acquisition mode XLD -- Crystal loss detect bit When the VCO output, CGMVCLK, is driving CGMOUT, this read/write bit can indicate whether the crystal reference frequency is active or not. To check the status of the crystal reference, follow these steps: 1. Write a logic 1 to XLD. 2. Wait N x 4 cycles. (N is the VCO frequency multiplier.) 3. Read XLD. 1 = Crystal reference is not active 0 = Crystal reference is active The crystal loss detect function works only when the BCS bit is set, selecting CGMVCLK to drive CGMOUT. When BCS is clear, XLD always reads as logic 0. PBWC[3:0] -- Reserved for test These bits enable test functions not available in user mode. To ensure software portability from development systems to user applications, software should write 0s to PBWC[3:0] whenever writing to PBWC. MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... When the AUTO bit is set, ACQ is a read-only bit that indicates whether the PLL is in acquisition mode or tracking mode. When the AUTO bit is clear, ACQ is a read/write bit that controls whether the PLL is in acquisition or tracking mode. N O N - D I S C L O S U R E ACQ -- Acquisition mode bit R E Q U I R E D Clock Generator Module (CGM) CGM Registers Freescale Semiconductor, Inc. R E Q U I R E D Clock Generator Module (CGM) 8.6.3 PLL Programming Register (PPG) The PLL programming register contains the programming information for the modulo feedback divider and the programming information for the hardware configuration of the VCO. Address: $005E Bit 7 6 5 4 3 2 1 Bit 0 MUL7 MUL6 MUL5 MUL4 VRS7 VRS6 VRS5 VRS4 0 1 1 0 0 1 1 0 Write: Reset: Figure 8-7. PLL Programming Register (PPG) MUL[7:4] -- Multiplier select bits These read/write bits control the modulo feedback divider that selects the VCO frequency multiplier, N. (See 8.4.2.1 PLL Circuits and 8.4.2.4 Programming the PLL.) A value of $0 in the multiplier select bits configures the modulo feedback divider the same as a value of $1. Reset initializes these bits to $6 to give a default multiply value of 6. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Read: Table 8-1. VCO Frequency Multiplier (N) Selection MUL7:MUL6:MUL5:MUL4 VCO frequency multiplier (N) 0000 1 0001 1 0010 2 0011 3 1101 13 1110 14 1111 15 General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. VRS[7:4] -- VCO range select bits Freescale Semiconductor, Inc... These read/write bits control the hardware center-of-range linear multiplier L, which controls the hardware center-of-range frequency fVRS. (See 8.4.2.1 PLL Circuits, 8.4.2.4 Programming the PLL, and 8.6.1 PLL Control Register.) VRS[7:4] cannot be written when the PLLON bit in the PLL control register (PCTL) is set. (See 8.4.2.5 Special Programming Exceptions.) A value of $0 in the VCO range select bits disables the PLL and clears the BCS bit in the PCTL. (See 8.4.3 Base Clock Selector Circuit and 8.4.2.5 Special Programming Exceptions for more information.) Reset initializes the bits to $6 to give a default range multiply value of 6. NOTE: The VCO range select bits have built-in protection that prevents them from being written when the PLL is on (PLLON = 1) and prevents selection of the VCO clock as the source of the base clock (BCS = 1) if the VCO range select bits are all clear. The VCO range select bits must be programmed correctly. Incorrect programming may result in failure of the PLL to achieve lock. 8.7 Interrupts When the AUTO bit is set in the PLL bandwidth control register (PBWC), the PLL can generate a CPU interrupt request every time the LOCK bit changes state. The PLLIE bit in the PLL control register (PCTL) enables CPU interrupts from the PLL. PLLF, the interrupt flag in the PCTL, becomes set whether interrupts are enabled or not. When the AUTO bit is clear, CPU interrupts from the PLL are disabled and PLLF reads as logic 0. Software should read the LOCK bit after a PLL interrupt request to see if the request was due to an entry into lock or an exit from lock. When the PLL enters lock, the VCO clock, CGMVCLK, divided by two can be selected as the CGMOUT source by setting BCS in the PCTL. When the PLL exits lock, the VCO clock frequency is corrupt, and appropriate MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The multiplier select bits have built-in protection that prevents them from being written when the PLL is on (PLLON = 1). N O N - D I S C L O S U R E NOTE: R E Q U I R E D Clock Generator Module (CGM) Interrupts Freescale Semiconductor, Inc. precautions should be taken. If the application is not frequencysensitive, interrupts should be disabled to prevent PLL interrupt service routines from impeding software performance or from exceeding stack limitations. Software can select the CGMVCLK divided by two as the CGMOUT source even if the PLL is not locked (LOCK = 0). Therefore, software should make sure the PLL is locked before setting the BCS bit. 8.8 Wait Mode 8.9 CGM During Break Mode Freescale Semiconductor, Inc... A G R E E M E N T NOTE: N O N - D I S C L O S U R E R E Q U I R E D Clock Generator Module (CGM) The WAIT instruction puts the MCU in low power-consumption standby mode. The WAIT instruction does not affect the CGM. Before entering wait mode, software can disengage and turn off the PLL by clearing the BCS and PLLON bits in the PLL control register (PCTL). Less power-sensitive applications can disengage the PLL without turning it off. Applications that require the PLL to wake the MCU from wait mode also can deselect the PLL output without turning off the PLL. The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See 7.7.4 SIM Break Flag Control Register.) To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect the PLLF bit during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write the PLL control register during the break state without affecting the PLLF bit. General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 8.10.1 Acquisition/Lock Time Definitions Typical control systems refer to the acquisition time or lock time as the reaction time, within specified tolerances, of the system to a step input. In a PLL, the step input occurs when the PLL is turned on or when it suffers a noise hit. The tolerance is usually specified as a percent of the step input or when the output settles to the desired value plus or minus a percent of the frequency change. Therefore, the reaction time is constant in this definition, regardless of the size of the step input. For example, consider a system with a 5% acquisition time tolerance. If a command instructs the system to change from 0 Hz to 1 MHz, the acquisition time is the time taken for the frequency to reach 1 MHz 50 kHz. Fifty kHz = 5% of the 1-MHz step input. If the system is operating at 1 MHz and suffers a -100-kHz noise hit, the acquisition time is the time taken to return from 900 kHz to 1 MHz 5 kHz. Five kHz = 5% of the 100-kHz step input. Other systems refer to acquisition and lock times as the time the system takes to reduce the error between the actual output and the desired output to within specified tolerances. Therefore, the acquisition or lock time varies according to the original error in the output. Minor errors may not even be registered. Typical PLL applications prefer to use this definition because the system requires the output frequency to be within a certain tolerance of the desired frequency regardless of the size of the initial error. The discrepancy in these definitions makes it difficult to specify an acquisition or lock time for a typical PLL. Therefore, the definitions for acquisition and lock times for this module are: * Acquisition time, tACQ, is the time the PLL takes to reduce the error between the actual output frequency and the desired output frequency to less than the tracking mode entry tolerance, TRK. MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The acquisition and lock times of the PLL are, in many applications, the most critical PLL design parameters. Proper design and use of the PLL ensures the highest stability and lowest acquisition/lock times. N O N - D I S C L O S U R E 8.10 Acquisition/Lock Time Specifications R E Q U I R E D Clock Generator Module (CGM) Acquisition/Lock Time Specifications Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) Acquisition time is based on an initial frequency error, (fDES - fORIG)/fDES, of not more than 100%. In automatic bandwidth control mode (see 8.4.2.3 Manual and Automatic PLL Bandwidth Modes), acquisition time expires when the ACQ bit becomes set in the PLL bandwidth control register (PBWC). * Lock time, tLock, is the time the PLL takes to reduce the error between the actual output frequency and the desired output frequency to less than the lock mode entry tolerance, Lock. Lock time is based on an initial frequency error, (fDES - fORIG)/fDES, of not more than 100%. In automatic bandwidth control mode, lock time expires when the LOCK bit becomes set in the PLL bandwidth control register (PBWC). (See 8.4.2.3 Manual and Automatic PLL Bandwidth Modes.) Obviously, the acquisition and lock times can vary according to how large the frequency error is and may be shorter or longer in many cases. 8.10.2 Parametric Influences on Reaction Time Acquisition and lock times are designed to be as short as possible while still providing the highest possible stability. These reaction times are not constant, however. Many factors directly and indirectly affect the acquisition time. The most critical parameter which affects the reaction times of the PLL is the reference frequency, fRDV. This frequency is the input to the phase detector and controls how often the PLL makes corrections. For stability, the corrections must be small compared to the desired frequency, so several corrections are required to reduce the frequency error. Therefore, the slower the reference the longer it takes to make these corrections. This parameter is also under user control via the choice of crystal frequency, fXCLK. Another critical parameter is the external filter capacitor. The PLL modifies the voltage on the VCO by adding or subtracting charge from this capacitor. Therefore, the rate at which the voltage changes for a given frequency error (thus change in charge) is proportional to the capacitor size. The size of the capacitor also is related to the stability of General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Temperature and processing also can affect acquisition time because the electrical characteristics of the PLL change. The part operates as specified as long as these influences stay within the specified limits. External factors, however, can cause drastic changes in the operation of the PLL. These factors include noise injected into the PLL through the filter capacitor, filter capacitor leakage, stray impedances on the circuit board, and even humidity or circuit board contamination. 8.10.3 Choosing a Filter Capacitor As described in 8.10.2 Parametric Influences on Reaction Time, the external filter capacitor, CF, is critical to the stability and reaction time of the PLL. The PLL is also dependent on reference frequency and supply voltage. The value of the capacitor must, therefore, be chosen with supply potential and reference frequency in mind. For proper operation, the external filter capacitor must be chosen according to this equation: C F = C V DDA - FACT ---------------f RDV For acceptable values of CFACT, see 8.10 Acquisition/Lock Time Specifications. For the value of VDDA, choose the voltage potential at which the MCU is operating. If the power supply is variable, choose a value near the middle of the range of possible supply values. This equation does not always yield a commonly available capacitor size, so round to the nearest available size. If the value is between two MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Also important is the operating voltage potential applied to VDDA. The power supply potential alters the characteristics of the PLL. A fixed value is best. Variable supplies, such as batteries, are acceptable if they vary within a known range at very slow speeds. Noise on the power supply is not acceptable, because it causes small frequency errors which continually change the acquisition time of the PLL. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... the PLL. If the capacitor is too small, the PLL cannot make small enough adjustments to the voltage and the system cannot lock. If the capacitor is too large, the PLL may not be able to adjust the voltage in a reasonable time. (See 8.10.3 Choosing a Filter Capacitor.) R E Q U I R E D Clock Generator Module (CGM) Acquisition/Lock Time Specifications Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) different sizes, choose the higher value for better stability. Choosing the lower size may seem attractive for acquisition time improvement, but the PLL can become unstable. Also, always choose a capacitor with a tight tolerance (20% or better) and low dissipation. 8.10.4 Reaction Time Calculation The actual acquisition and lock times can be calculated using the equations here. These equations yield nominal values under these conditions: * Correct selection of filter capacitor, CF (See 8.10.3 Choosing a Filter Capacitor.) * Room temperature operation * Negligible external leakage on CGMXFC * Negligible noise The K factor in the equations is derived from internal PLL parameters. KACQ is the K factor when the PLL is configured in acquisition mode, and KTRK is the K factor when the PLL is configured in tracking mode. (See 8.4.2.2 Acquisition and Tracking Modes.) t V DDA 8 = ----------------- ----------------- ACQ f RDV K ACQ t V DDA 4 = ----------------- ---------------- AL f K RDV TRK t LOCK = t ACQ +t AL Note the inverse proportionality between the lock time and the reference frequency. In automatic bandwidth control mode, the acquisition and lock times are quantized into units based on the reference frequency. (See 8.4.2.3 Manual and Automatic PLL Bandwidth Modes.) A certain number of clock cycles, nACQ, is required to ascertain that the PLL is within the tracking mode entry tolerance, TRK, before exiting acquisition mode. A General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. A G R E E M E N T In manual mode, it is usually necessary to wait considerably longer than tLock before selecting the PLL clock (see 8.4.3 Base Clock Selector Circuit) because the factors described in 8.10.2 Parametric Influences on Reaction Time may slow the lock time considerably. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... certain number of clock cycles, nTRK, is required to ascertain that the PLL is within the lock mode entry tolerance, Lock. Therefore, the acquisition time, tACQ, is an integer multiple of nACQ/fRDV, and the acquisition to lock time, tAL, is an integer multiple of nTRK/fRDV. Also, since the average frequency over the entire measurement period must be within the specified tolerance, the total time usually is longer than tLOCK as calculated above. R E Q U I R E D Clock Generator Module (CGM) Acquisition/Lock Time Specifications MC68HC908MR24 -- Rev. 1.0 General Release Specification Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Clock Generator Module (CGM) General Release Specification MC68HC908MR24 -- Rev. 1.0 Clock Generator Module (CGM) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 9.1 Contents 9.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .140 9.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .141 9.4 Time Base. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143 9.4.1 Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .143 9.4.2 Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 9.5 PWM Generators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 9.5.1 Load Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .145 9.5.2 PWM Data Overflow and Underflow Conditions . . . . . . . .150 9.6 Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .150 9.6.1 Selecting Six Independent PWMs or Three Complementary PWM Pairs . . . . . . . . . . . . . . . . . . . . .150 9.6.2 Dead-Time Insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . .152 9.6.3 Top/Bottom Correction with Motor Phase Current Polarity Sensing . . . . . . . . . . . . . . . . . . . . . . .156 9.6.4 Output Polarity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .161 9.6.5 Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .162 9.7 Fault Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .164 9.7.1 Fault Condition Input Pins . . . . . . . . . . . . . . . . . . . . . . . . .169 9.7.1.1 Fault Pin Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170 9.7.1.2 Automatic Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170 9.7.1.3 Manual Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .171 9.7.2 Software Output Disable . . . . . . . . . . . . . . . . . . . . . . . . . .173 9.7.3 Output Port Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .173 9.8 Initialization and the PWMEN Bit . . . . . . . . . . . . . . . . . . . . . .174 9.9 PWM Operation in Wait Mode . . . . . . . . . . . . . . . . . . . . . . . .175 9.10 PWM Operation in Break Mode . . . . . . . . . . . . . . . . . . . . . . .176 MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 9. Pulse Width Modulator for Motor Control (PWMMC) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control 9.11 Control Logic Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .177 9.11.1 PWM Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .177 9.11.2 PWM Counter Modulo Registers. . . . . . . . . . . . . . . . . . . .178 9.11.3 PWM X Value Registers . . . . . . . . . . . . . . . . . . . . . . . . . .179 9.11.4 PWM Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . .180 9.11.5 PWM Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . .182 9.11.6 Dead-Time Write-Once Register . . . . . . . . . . . . . . . . . . . .184 9.11.7 PWM Disable Mapping Write-Once Register . . . . . . . . . .185 9.11.8 Fault Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .185 9.11.9 Fault Status Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . .188 9.11.10 Fault Acknowledge Register . . . . . . . . . . . . . . . . . . . . . . .190 9.11.11 PWM Output Control Register. . . . . . . . . . . . . . . . . . . . . .191 9.12 PWM Glossary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .192 9.2 Introduction This section describes the pulse width modulator for motor control (PWMMC, version A). The MC68HC908MR24 PWM module can generate three complementary PWM pairs or six independent PWM signals. These PWM signals can be center-aligned or edge-aligned. A block diagram of the PWM module is shown in Figure 9-1. A12-bit timer PWM counter is common to all six channels. PWM resolution is one clock period for edge-aligned operation and two clock periods for center-aligned operation. The clock period is dependent on the internal operating frequency (fop) and a programmable prescaler. The highest resolution for edge-aligned operation is 125 ns (fop = 8 MHz). The highest resolution for center-aligned operation is 250 ns (fop = 8 MHz). When generating complementary PWM signals, the module features automatic dead-time insertion to the PWM output pairs and transparent toggling of PWM data based upon sensed motor phase current polarity. A summary of the PWM registers is shown in Table 9-1. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... Features of the PWMMC include the following: * Three complimentary pwm pairs or six independent pwm signals * Edge-aligned PWM signals or center-aligned PWM signals * PWM signal polarity control * 20 mA current sink capability on PWM pins * Manual PWM output control through software * Programmable fault protection * Complimentary Mode also features - Dead-time insertion - Separate top/bottom pulse width correction via current sensing or programmable software bits 8 CPU BUS A G R E E M E N T 9.3 Features R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Features FAULT PROTECTION OUTPUT CONTROL CONTROL LOGIC BLOCK PWM CHANNELS 3 & 4 PWM2PIN PWM3PIN PWM4PIN PWM5PIN PWM CHANNELS 5 & 6 PWM6PIN 4 12 FAULT INTERRUPT PINS TIME BASE 3 COIL CURRENT POLARITY PINS Figure 9-1. PWM Module Block Diagram MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E PWM1PIN PWM CHANNELS 1 & 2 Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control Table 9-1. Register Summary Add. Register Name Bit 7 6 5 4 3 2 1 Bit 0 $0020 PWM Control Register 1 (PCTL1) DISX DISY PWMINT PWMF ISENS1 ISENS0 LDOK PWMEN $0021 PWM Control Register 2 (PCTL2) LDFQ1 IPOL1 IPOL2 IPOL3 PRSC1 PRSC0 LDFQ0 $0022 Fault Control Register (FCR) FINT4 FMODE4 FINT3 FMODE3 FINT2 FMODE2 FINT1 FMODE1 $0023 Fault Status Register (FSR) FPIN4 FFLAG4 FPIN3 FFLAG3 FPIN2 FFLAG2 FPIN1 FFLAG1 $0024 Fault Acknowledge Register (FTACK) FTACK4 $0025 PWM Output Control (PWMOUT) OUTCTL $0026 PWM Counter Register High (PCNTH) $0027 PWM Counter Register Low (PCNTL) Bit 7 6 FTACK3 OUT6 5 OUT5 4 $0028 PWM Counter Modulo Register High (PMODH) FTACK2 FTACK1 OUT4 OUT3 OUT2 OUT1 11 10 9 Bit 8 3 2 1 Bit 0 11 10 9 Bit 8 $0029 PWM Counter Modulo Register Low (PMODL) Bit 7 6 5 4 3 2 1 Bit 0 $002A PWM 1 Value Register High (PVAL1H) Bit 15 14 13 12 11 10 9 Bit 8 $002B PWM 1 Value Register Low (PVAL1L) Bit 7 6 5 4 3 2 1 Bit 0 $002C PWM 2 Value Register High (PVAL2H) Bit 15 14 13 12 11 10 9 Bit 8 $002D PWM 2 Value Register Low (PVAL2L) Bit 7 6 5 4 3 2 1 Bit 0 $002E PWM 3 Value Register High (PVAL3H) Bit 15 14 13 12 11 10 9 Bit 8 $002F PWM 3 Value Register Low (PVAL3L) Bit 7 6 5 4 3 2 1 Bit 0 $0030 PWM 4 Value Register High (PVAL4H) Bit 15 14 13 12 11 10 9 Bit 8 $0031 PWM 4 Value Register Low (PVAL4L) Bit 7 6 5 4 3 2 1 Bit 0 $0032 PWM 5 Value Register High (PVAL5H) Bit 15 14 13 12 11 10 9 Bit 8 $0033 PWM 5 Value Register Low (PVAL5L) Bit 7 6 5 4 3 2 1 Bit 0 $0034 PWM 6 Value Register High (PVAL6H) Bit 15 14 13 12 11 10 9 Bit 8 $0035 PWM 6 Value Register Low (PVAL6L) Bit 7 6 5 4 3 2 1 Bit 0 $0036 Dead Timer Write-Once Register (DEADTM) Bit 7 6 5 4 3 2 1 Bit 0 $0037 PWM Disable Mapping Write-Once Register (DISMAP) Bit 7 6 5 4 3 2 1 Bit 0 Bold = Buffered = Unimplemented General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Refer to the following subsections for a discussion of the time base. In center-aligned mode, a 12-bit up/down counter is used to create the PWM period. Therefore, the PWM resolution in center-aligned mode is two clocks (highest resolution is 250 ns @ fop = 8 MHz) as shown in Figure 9-2. The up/down counter uses the value in the timer modulus register to determine its maximum count. The PWM period will equal: [(timer modulus) x (PWM clock period) x 2]. UP/DOWN COUNTER MODULUS = 4 PERIOD = 8 x (PWM CLOCK PERIOD) PWM = 0 PWM = 1 PWM = 2 PWM = 3 PWM = 4 Figure 9-2. Center-Aligned PWM (Positive Polarity) MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 9.4.1 Resolution A G R E E M E N T 9.4 Time Base R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Time Base Freescale Semiconductor, Inc. For edge-aligned mode, a 12-bit up-only counter is used to create the PWM period. Therefore, the PWM resolution in edge-aligned mode is one clock (highest resolution is125 ns @ fop = 8 MHz) as shown in Figure 9-3. Again, the timer modulus register is used to determine the maximum count. The PWM period will equal: [(timer modulus) x (PWM clock period)]. Center-aligned operation versus edge-aligned operation is determined by the option EDGE. See 5.3 Functional Description. Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control UP-ONLY COUNTER MODULUS = 4 PERIOD = 4 x (PWM CLOCK PERIOD) PWM = 0 N O N - D I S C L O S U R E PWM = 1 PWM = 2 PWM = 3 PWM = 4 Figure 9-3. Edge-Aligned PWM (Positive Polarity) General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 9.4.2 Prescaler To permit lower PWM frequencies, a prescaler is provided which will divide the PWM clock frequency by 1, 2, 4, or 8. Table 9-2 shows how setting the prescaler bits in PWM control register 2 affects the PWM clock frequency. This prescaler is buffered and will not be used by the PWM generator until the LDOK bit is set and a new PWM reload-cycle begins. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) PWM Generators PWM clock frequency 00 fop 01 fop/2 10 fop/4 11 fop/8 9.5 PWM Generators Pulse width modulator (PWM) generators are discussed in the following subsections. 9.5.1 Load Operation To help avoid erroneous pulse widths and PWM periods, the modulus, prescaler, and PWM value registers are buffered. New PWM values, counter modulus values, and prescalers can be loaded from their buffers into the PWM module every one, two, four, or eight PWM cycles. LDFQ1:LDFQ0 in PWM control register 2 are used to control this reload frequency, as shown in Table 9-3. When a reload cycle arrives, regardless of whether an actual reload occurs (as determined by the LDOK bit), the PWM reload flag bit in PWM control register 1 will be set. If the PWMINT bit in PWM control register 1 is set, a CPU interrupt request will be generated when PWMF is set. Software can use this interrupt to calculate new PWM parameters in real time for the PWM module. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Prescaler bits PRSC1:PRSC0 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Table 9-2. PWM Prescaler Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control Table 9-3. PWM Reload Frequency Reload frequency bits LDFQ1:LDFQ0 PWM reload frequency 00 Every PWM cycle 01 Every 2 PWM cycles 10 Every 4 PWM cycles 11 Every 8 PWM cycles For ease of software, the LDFQx bits are buffered. When the LDFQx bits are changed, the reload frequency will not change until the previous reload cycle is completed. See Figure 9-4. NOTE: When reading the LDFQx bits, the value is the buffered value (for example, not necessarily the value being acted upon). RELOAD RELOAD CHANGE RELOAD FREQUENCY TO EVERY 4 CYCLES RELOAD RELOAD RELOAD RELOAD RELOAD CHANGE RELOAD FREQUENCY TO EVERY CYCLE Figure 9-4. Reload Frequency Change PWMINT enables CPU interrupt requests as shown in Figure 9-5. When this bit is set, CPU interrupt requests are generated when the PWMF bit is set. When the PWMINT bit is clear, PWM interrupt requests are inhibited. PWM reloads will still occur at the reload rate, but no interrupt requests will be generated. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. READ PWMF AS 1, WRITE PWMF AS 0 OR RESET VDD RESET PWMF CPU INTERRUPT REQUEST D LATCH R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) PWM Generators CK Figure 9-5. PWM Interrupt Requests To prevent a partial reload of PWM parameters from occurring while the software is still calculating them, an interlock bit controlled from software is provided. This bit informs the PWM module that all the PWM parameters have been calculated, and it is "okay" to use them. A new modulus, prescaler, and/or PWM value cannot be loaded into the PWM module until the LDOK bit in PWM control register 1 is set. When the LDOK bit is set, these new values are loaded into a second set of registers and used by the PWM generator at the beginning of the next PWM reload cycle as shown in Figure 9-6, Figure 9-7, Figure 9-8, and Figure 9-9. After these values are loaded, the LDOK bit is cleared. NOTE: When the PWM module is enabled (via the PWMEN bit), a load will occur if the LDOK bit is set. Even if it is not set, an interrupt will occur if the PWMINT bit is set. To prevent this, the software should clear the PWMINT bit before enabling the PWM module. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T PWM RELOAD N O N - D I S C L O S U R E Freescale Semiconductor, Inc... PWMINT Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE) UP/DOWN COUNTER LDOK = 1 MODULUS = 3 PWM VALUE= 1 PWMF SET LDOK = 0 MODULUS = 3 PWM VALUE= 2 PWMF SET LDOK = 1 MODULUS = 3 PWM VALUE= 2 PWMF SET LDOK = 0 MODULUS = 3 PWM VALUE= 1 PWMF SET Figure 9-6. Center-Aligned PWM Value Loading LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE) UP/DOWN COUNTER LDOK = 1 MODULUS = 2 PWM VALUE = 1 PWMF SET N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T PWM LDOK = 1 MODULUS = 3 PWM VALUE= 1 PWMF SET LDOK = 1 MODULUS = 2 PWMVALUE= 1 PWMF SET LDOK = 1 LDOK = 0 MODULUS = 1 MODULUS = 2 PWM VALUE= 1 PWM VALUE= 1 PWMF SET PWMF SET PWM Figure 9-7. Center-Aligned Loading of Modulus General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... LDOK = 1 LDOK = 0 LDOK = 1 LDOK = 0 MODULUS = 3 MODULUS = 3 MODULUS = 3 MODULUS = 3 PWM VALUE= 1. PWM VALUE= 2. PWM VALUE = 2 PWM VALUE = 1 PWMF SET PWMF SET PWMF SET PWMF SET LDOK = 0 MODULUS = 3 PWM VALUE = 1 PWMF SET PWM Figure 9-8. Edge-Aligned PWM Value Loading LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE) UP-ONLY COUNTER LDOK = 1 MODULUS = 3 PWM VALUE= 2 PWMF SET LDOK = 1 MODULUS = 4 PWM VALUE = 2 PWMF SET LDOK = 1 LDOK = 0 MODULUS = 2 MODULUS = 1 PWM VALUE = 2 PWM VALUE= 2 PWMF SET PWMF SET PWM Figure 9-9. Edge-Aligned Modulus Loading MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T UP-ONLY COUNTER N O N - D I S C L O S U R E LDFQ1:LDFQ0 = 00 (RELOAD EVERY CYCLE) R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) PWM Generators Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control 9.5.2 PWM Data Overflow and Underflow Conditions The PWM value registers are 16-bit registers. Although the counter is only 12 bits, the user may write a 16-bit signed value to a PWM value register. As shown in Figure 9-2 and Figure 9-3, if the PWM value is less than or equal to zero, the PWM will be inactive for the entire period. Conversely, if the PWM value is greater than or equal to the timer modulus, the PWM will be active for the entire period. Refer to Table 9-4. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T NOTE: The terms "active" and "inactive" refer to the asserted and negated states of the PWM signals and should not be confused with the high impedance state of the PWM pins. Table 9-4. PWM Data Overflow and Underflow Conditions PWMVALxH:PWMVALxL Condition PWM value uUsed $0000 - $0FFF Normal Per registers contents $1000 - $7FFF Overflow $FFF $8000 - $FFFF Underflow $000 9.6 Output Control The following subsections discuss output control. 9.6.1 Selecting Six Independent PWMs or Three Complementary PWM Pairs The PWM outputs can be configured as six independent PWM channels or three complementary channel pairs. The option INDEP determines which mode is used (see 5.3 Functional Description). If complementary operation is chosen, the PWM pins are paired as shown in Figure 9-10. Operation of one pair is then determined by one PWM value register. This type of operation is meant for use in motor drive circuits such as the one in Figure 9-11. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. PWM1 PIN PWMS 1 & 2 PWMS 3 & 4 PWM VALUE REG. PWM3 PIN PWM4 PIN PWM5 PIN PWMS 5 & 6 PWM VALUE REG. PWM6 PIN Figure 9-10. Complementary Pairing PWM 1 PWM 3 PWM 5 TO MOTOR AC INPUTS PWM 2 PWM 4 PWM 6 Figure 9-11. Typical AC Motor Drive MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T OUTPUT CONTROL (POLARITY & DEAD-TIME INSERTION) Freescale Semiconductor, Inc... PWM2 PIN N O N - D I S C L O S U R E PWM VALUE REG. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control When complementary operation is used, two additional features are provided: * Dead-time insertion * Separate top/bottom pulse width correction to correct for distortions caused by the motor drive characteristics. If independent operation is chosen, each PWM has its own PWM value register. 9.6.2 Dead-Time Insertion As shown in Figure 9-11, in complementary mode, each PWM pair can be used to drive top-side/bottom-side transistors. When controlling DC-to-AC inverters such as this, the top and bottom PWMs in one pair should never be active at the same time. In Figure 911, if PWM1 and PWM2 were on at the same time, large currents would flow through the two transistors as they discharge the bus capacitor. The IGBTs could be weakened or destroyed. Simply forcing the two PWMs to be inversions of each other is not always sufficient. Since a time delay is associated with turning off the transistors in the motor drive, there must be a "dead-time" between the deactivation of one PWM and the activation of the other. A dead-time can be specified in the dead-time write-once register. This 8-bit value specifies the number of CPU clock cycles to use for the deadtime. The dead-time is not affected by changes in the PWM period caused by the prescaler. Dead-time insertion is achieved by feeding the top PWM outputs of the PWM generator into dead-time generators, as shown in Figure 9-12. Current sensing determines which PWM value of a PWM generator pair to use for the TOP PWM in the next PWM cycle. (See 9.6.3 Top/Bottom Correction with Motor Phase Current Polarity Sensing.) When output control is enabled, the odd OUT bits, rather than the PWM generator outputs, are fed into the dead-time generators. (See 9.6.5 Output Port Control.) General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com PWMGEN<1:6> MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com CURRENT SENSING PWM GENERATOR PWMPAIR56 (TOP) DEAD-TIME POSTDT (TOP) DEAD-TIME POSTDT (TOP) DEAD-TIME POSTDT (TOP) TOP BOTTOM (PWM6) TOP (PWM5) BOTTOM (PWM4) TOP (PWM3) BOTTOM (PWM2) (PWM1) A G R E E M E N T Figure 9-12. Dead-Time Generators PREDT (TOP) OUTX SELECT PWM (TOP) MUX SELECT PREDT (TOP) OUTX PWM (TOP) MUX PREDT (TOP) PREDT(TOP) OUTX SELECT SELECT PWM(TOP) PWM (TOP) MUX MUX OUT2 OUT4 OUT6 N O N - D I S C L O S U R E 6 PWMPAIR34 (TOP) (TOP) PWMPAIR12 OUTCTL OUT5 OUT3 OUT1 OUTPUT CONTROL (OUTCTL) DEAD TIMER DEAD TIMER DEAD TIMER TOP/BOTTOM GENERATION TOP/BOTTOM GENERATION TOP/BOTTOM GENERATION Freescale Semiconductor, Inc... POLARITY/OUTPUT DRIVE FAULT R E Q U I R E D PWM6 PWM5 PWM4 PWM3 PWM2 PWM1 Freescale Semiconductor, Inc. Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control Whenever an input to a dead-time generator transitions, a dead-time is inserted (for example, both PWMs in the pair are forced to their inactive state). The BOTTOM PWM signal is generated from the TOP PWM and the dead-time. In the case of output control enabled, the odd OUTx bits control the top PWMs, the even OUTx bits control the bottom PWMs with respect to the odd OUTx bits. (See Table 9-7.) Figure 9-13 shows the effects of the dead-time insertion. As seen in Figure 9-13, some pulse width distortion occurs when the dead-time is inserted. The active pulse widths are reduced. For example, in Figure 9-13, when the PWM value register is equal to two, the ideal waveform (with no dead-time) has pulse widths equal to four. However, the actual pulse widths shrink to two after a dead-time of two was inserted. In this example, with the prescaler set to divide by one and center-aligned operation selected, this distortion can be compensated for by adding or subtracting half the dead-time value to or from the PWM register value. This correction is further described in 9.6.3 Top/Bottom Correction with Motor Phase Current Polarity Sensing. Further examples of dead-time insertion are shown in Figure 9-14 and Figure 9-15. Figure 9-14 shows the effects of dead-time insertion at the duty cycle boundaries (near 0% and 100% duty cycles). Figure 9-15 shows the effects of dead-time insertion on pulse widths smaller than the dead-time. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. PWM VALUE = 2 Freescale Semiconductor, Inc... PWM VALUE = 2 PWM VALUE = 3 PWM1 W/ NO DEAD-TIME PWM2 W/ NO DEAD-TIME PWM1 W/ DEAD-TIME=2 2 PWM2 W/ DEAD-TIME=2 2 2 2 2 2 Figure 9-13. Effects of Dead-Time Insertion UP/DOWN COUNTER MODULUS = 3 PWM VALUE = 1 PWM VALUE = 1 PWM VALUE = 3 PWM VALUE = 3 PWM1 W/ NO DEAD-TIME PWM2 W/ NO DEAD-TIME PWM1 W/ DEAD-TIME = 2 PWM2 W/ DEAD-TIME = 2 2 2 2 2 Figure 9-14. Dead-Time at Duty Cycle Boundaries MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E UP/DOWN COUNTER MODULUS = 4 A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control UP/DOWN COUNTER MOUDULUS = 3 PWM VALUE = 2 PWM VALUE = 3 PWM VALUE = 2 PWM VALUE= 1 PWM1 W/ NO DEAD TIME PWM2 W/ NO DEAD TIME PWM1 W/ DEAD TIME = 3 3 3 PWM2 W/ DEAD TIME = 3 3 3 3 3 Figure 9-15. Dead-Time and Small Pulse Widths 9.6.3 Top/Bottom Correction with Motor Phase Current Polarity Sensing Ideally, when complementary pairs are used, the PWM pairs are inversions of each other, as shown in Figure 9-16. When PWM1 is active, PWM2 is inactive, and vice versa. In this case, the motor terminal voltage is never allowed to float and is strictly controlled by the PWM waveforms. However, when dead-time is inserted, the motor voltage is allowed to float momentarily during the dead-time interval, creating a distortion in the motor current waveform. This distortion is aggravated by dissimilar turn-on and turn-off delays of each of the transistors. For a typical motor drive inverter as shown in Figure 9-11, for a given top/bottom transistor pair, only one of the transistors will be effective in controlling the output voltage at any given time depending on the direction of the motor current for that pair. To achieve distortion correction, one of two different correction factors must be added to the desired PWM value, depending on whether the top or bottom transistor is controlling the output voltage. Therefore, the software is responsible for calculating both compensated PWM values and placing them in an General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. UP/DOWN COUNTER MODULUS = 4 PWM1 A G R E E M E N T Current sensing or programmable software bits are then used to determine which PWM value to use. If the current sensed at the motor for that PWM pair is positive (voltage on current pin ISx is low) or bit IPOLx in PWM Control Register 2 is low, the top PWM value is used for the PWM pair. Likewise, if the current sensed at the motor for that PWM pair is negative (voltage on current pin ISx is high) or bit IPOLx in PWM control register 2 is high, the bottom PWM value is used. See Table 9-5. PWM VALUE = 1 PWM2 PWM3 PWM VALUE = 2 PWM4 PWM5 PWM VALUE = 3 PWM6 Figure 9-16. Ideal Complementary Operation (Dead-Time = 0) MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... odd/even PWM register pair. By supplying the PWM module with information regarding which transistor (top or bottom) is controlling the output voltage at any given time (for instance, the current polarity for that motor phase), the PWM module selects either the odd or even numbered PWM value register to be used by the PWM generator. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. NOTE: This text assumes the user will provide current sense circuitry which causes the voltage at the corresponding input pin to be low for positive current and high for negative current. See Figure 9-17 for current convention. In addition, it assumes the top PWMs are PWMs 1, 3, and 5 while the bottom PWMs are PWMs 2, 4, and 6. Table 9-5. Current Sense Pins Current sense pin or bit Voltage on current sense pin or IPOLx bit PWM Value register used PWMs affected IS1 or IPOL1 Logic 0 PWM value reg. 1 PWMs 1 & 2 IS1 or IPOL1 Logic 1 PWM value reg. 2 PWMs 1 & 2 IS2 or IPOL2 Logic 0 PWM value reg. 3 PWMs 3 & 4 IS2 or IPOL2 Logic 1 PWM value reg. 4 PWMs 3 & 4 IS3 or IPOL3 Logic 0 PWM value reg. 5 PWMs 5 & 6 IS3 or IPOL3 Logic 1 PWM value reg. 6 PWMs 5 & 6 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control I+ I- Figure 9-17. Current Convention General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... Current correction bits ISENS1:ISENS0 Correction method 00 01 Bits IPOL1, IPOL2, and IPOL3 used for correction. 10 Current sensing on pins IS1, IS2, and IS3 occurs during the dead-time. 11 Current sensing on pins IS1, IS2, and IS3 occurs at the half cycle in center-aligned mode and at the end of the cycle in edge-aligned mode. If correction is to be done in software or is not necessary, setting ISENS1:ISENS0 = 00 or = 01 causes the correction to be based on bits IPOL1, IPOL2, and IPOL3 in PWM control register 2. If correction is not required, the user can initialize the IPOLx bits and then only load one PWM value register per PWM pair. To allow the user to use a current sense scheme based upon sensed phase voltage during dead-time, setting ISENS1:ISENS0 = 10 causes the polarity of the Ix pin to be latched when both the top and bottom PWMs are off (for example, during the dead-time). At the 0% and 100% duty cycle boundaries, there is no dead-time so no new current value is sensed. To accommodate other current sensing schemes, setting ISENS1:ISENS0 = 11 causes the polarity of the current sense pin to be latched half-way into the PWM cycle in center-aligned mode and at the end of the cycle in edge-aligned mode. Therefore, even at 0% and 100% duty cycle, the current is sensed. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Table 9-6. Correction Methods N O N - D I S C L O S U R E To allow for correction based on different current sensing methods, or correction controlled by software, the ISENS1:ISENS0 bits in PWM control register 1 are provided to choose the correction method. These bits provide correction according to Table 9-6. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control Distortion correction is only available in complementary mode. At the beginning of the PWM period, the PWM uses this latched current value or polarity bit to decide whether the top PWM value or bottom PWM value is used. Figure 9-18 shows an example of top/bottom correction for PWMs 1 and 2. NOTE: The IPOLx bits and the values latched on the ISx pins are buffered so that only one PWM register is used per PWM cycle. If the IPOLx bits or the current sense values change during a PWM period, this new value will not be used until the next PWM period. The ISENSx bits are NOT buffered; therefore, changing the current sensing method could affect the present PWM cycle. PWM VALUE REG. 1 = 1 PWM VALUE REG. 2 = 2 IS1 POSITIVE IS1 POSITIVE IS1 NEGATIVE IS1 NEGATIVE PWM = 1 PWM = 1 PWM = 2 PWM = 2 PWM1 PWM2 Figure 9-18. Top/Bottom Correction for PWMs 1 and 2 When the PWM is first enabled by setting PWMEN, PWM value registers 1, 3, and 5 will be used if the ISENSx bits are configured for current sensing correction. This is because no current will have previously been sensed. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The output polarity of the PWMs is determined by two options: TOPNEG and BOTNEG. The top polarity option, TOPNEG, controls the polarity of PWMs 1, 3, and 5. The bottom polarity option, BOTNEG, controls the polarity of PWMs 2, 4, and 6. Positive polarity means that when the PWM is active, the PWM output is high. Conversely, negative polarity means that when the PWM is active, PWM output is low. See Figure 9-19. Both bits are found in the CONFIG register, which is a write-once register. This reduces the chances of the software inadvertently changing the polarity of the PWM signals and possibly damaging the motor drive hardware. Center-Aligned Positive Polarity UP/DOWN COUNTER Edge-Aligned Positive Polarity UP-ONLY COUNTER MODULUS = 4 MODULUS = 4 PWM <= 0 PWM <= 0 PWM = 1 PWM = 1 PWM = 2 PWM = 2 PWM = 3 PWM = 3 PWM >= 4 PWM >= 4 Figure 9-19. PWM Polarity MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... NOTE: A G R E E M E N T 9.6.4 Output Polarity R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control Center-Aligned Negative Polarity Edge-Aligned Negative Polarity UP-ONLY COUNTER MODULUS = 4 UP/DOWN COUNTER MODULUS = 4 PWM <= 0 PWM = 1 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T PWM <= 0 PWM = 2 PWM = 1 PWM = 3 PWM = 2 PWM >= 4 PWM = 3 PWM >= 4 Figure 9-19. PWM Polarity (Continued) 9.6.5 Output Port Control Conditions may arise in which the PWM pins need to be individually controlled. This is made possible by the PWM output control register (PWMOUT) shown in Figure 9-20. Address: $0025 BIt 7 Read: 6 5 4 3 2 1 Bit 0 OUTCTL OUT6 OUT5 OUT4 OUT3 OUT2 OUT1 0 0 0 0 0 0 0 0 Write: Reset: 0 = Unimplemented Figure 9-20. PWM Output Control Register (PWMOUT) General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... OUTx nit Complementary mode Independent mode OUT1 1 -- PWM1 is active 0 -- PWM1 is inactive 1 -- PWM1 is active 0 -- PWM1 is inactive OUT2 1 -- PWM2 is complement of PWM 1 0 -- PWM2 is inactive 1 -- PWM2 is active 0 -- PWM2 is inactive OUT3 1 -- PWM3 is active 0 -- PWM3 is inactive 1 -- PWM3 is active 0 -- PWM3 is inactive OUT4 1 -- PWM4 is complement of PWM 3 0 -- PWM4 is inactive 1 -- PWM4 is active 0 -- PWM4 is inactive OUT5 1 -- PWM5 is active 0 -- PWM5 is inactive 1 -- PWM5 is active 0 -- PWM5 is inactive OUT6 1 -- PWM 6 is complement of PWM 5 0 -- PWM6 is inactive 1 -- PWM6 is active 0 -- PWM6 is inactive When OUTCTL is set, the polarity options TOPPOL and BOTPOL will still affect the outputs. In addition, if complementary operation is in use, the PWM pairs will not be allowed to be active simultaneously, and deadtime will still not be violated. When OUTCTL is set and complimentary operation is in use, the odd OUTx bits are inputs to the dead-time generators as shown in Figure 9-13. Dead-time is inserted whenever the odd OUTx bit toggles as shown in Figure 9-21. Although dead-time is not inserted when the even OUTx bits change, there will be no deadtime violation as shown in Figure 9-22. Setting the OUTCTL bit does not disable the PWM generator and current sensing circuitry. They continue to run, but are no longer controlling the output pins. In addition, OUTCTL will control the PWM pins even when PWMEN = 0. When OUTCTL is cleared, the outputs of the PWM generator become the inputs to the dead-time and output circuitry at the beginning of the next PWM cycle. NOTE: To avoid an unexpected dead-time occurrence, it is recommended that the OUTx bits be cleared prior to entering and prior to exiting individual PWM output control mode. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Table 9-7. OUTx Bits N O N - D I S C L O S U R E If the OUTCTL bit is set, the PWM pins can be controlled by the OUTx bits. These bits behave according to Table 9-7. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Output Control Freescale Semiconductor, Inc. 9.7 Fault Protection Conditions may arise in the external drive circuitry which require that the PWM signals become inactive immediately, such as an overcurrent fault condition. Furthermore, it may be desirable to selectively disable PWM(s) solely with software. One or more PWM pins can be disabled (forced to their inactive state) by applying a logic high to any of the four external fault pins or by writing a logic high to either of the disable bits (DISX and DISY in PWM control register 1). Figure 9-23 shows the structure of the PWM disabling scheme. While the PWM pins are disabled, they are forced to their inactive state. The PWM generator continues to run -- only the output pins are disabled. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. DEAD-TIME = 2 PWM VALUE = 3 OUTCTL OUT1 Freescale Semiconductor, Inc... OUT2 PWM1 PWM2 PWM1/PWM2 DEAD-TIME 2 2 2 DEAD-TIME INSERTED AS PART OF DEAD-TIME INSERTED DUE NORMAL PWM OPERATION AS TO SETTING OF OUT1 BIT. CONTROLLED BY CURRENT SENSING AND PWM GENERATOR. DEAD-TIME INSERTED DUE TO CLEARING OF OUT1 BIT. Figure 9-21. Dead-Time Insertion During OUTCTL = 1 UP/DOWN COUNTER MODULUS = 4 DEAD-TIME = 2 PWM VALUE = 3 OUTCTL OUT1 OUT2 PWM1 PWM2 PWM1/PWM2 DEAD-TIME 2 2 DEAD-TIME INSERTED BECAUSE WHEN OUTCTL WAS SET, THE STATE OF OUT1 WAS SUCH THAT PWM1 WAS DIRECTED TO TOGGLE 2 2 DEAD-TIMES INSERTED BECAUSE OUT1 TOGGLES, DIRECTING PWM1 TO TOGGLE. NO DEAD-TIME INSERTED BECAUSE OUT1 IS NOT TOGGLING. Figure 9-22. Dead-Time Insertion During OUTCTL = 1 MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E UP/DOWN COUNTER MODULUS=4 A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Fault Protection FAULT PIN2 ONE SHOT FPIN2 R S Q FFLAG2 FINT2 MANUAL MODE AUTO MODE Q R S Q General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Figure 9-23. PWM Disabling Scheme (Sheet 1 of 2) NOTE: In manual mode (FMODE = 0) fault 2 and 4 may be cleared only if a logic level low at the input of the fault pin is present. INTERRUPT REQUEST FAULT PIN 2 DISABLE R S BANK X DISABLE R E Q U I R E D SOFTWARE X DISABLE The example is of fault pin 2 with DISX. Fault pin 4 with DISY is logically similar and affects BANK Y disable. CLEAR BY WRITING 1 TO FTACK2 TWO SAMPLE FILTER (LOGIC HIGH FOR FAULT) FMODE2 CYCLE START DISX Freescale Semiconductor, nc... A G R E E M E IN T N O N - D I S C L O S U R E Freescale Semiconductor, Inc. Pulse Width Modulator for Motor Control MC68HC908MR24 -- Rev. 1.0 ONE SHOT CLEAR BY WRITING 1 TO FTACK1 TWO SAMPLE FILTER R S Q FFLAG1 FINT1 MANUAL MODE AUTO MODE MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com General Release Specification R S Q R E Q U I R E D Figure 9-23. PWM Disabling Scheme (Sheet 2 of 2) A G R E E M E N T BANK X DISABLE INTERRUPT REQUEST FAULT PIN 1 DISABLE In manual mode (FMODE = 0) fault 1 and 3 may be cleared regardless of the logic level at the input of the fault pin. N O N - D I S C L O S U R E NOTE: The example is of fault pin 1. Fault pin 3 is logically similar and effects BANK Y disable. FAULT PIN1 (LOGIC HIGH FOR FAULT) FPIN1 FMODE1 CYCLE START Freescale Semiconductor, Inc... Freescale Semiconductor, Inc. Pulse Width Modulator for Motor Control (PWMMC) Fault Protection Freescale Semiconductor, Inc. To allow for different motor configurations and the controlling of more than one motor, the PWM disabling function is organized as two banks, bank X and bank Y. Bank information combines with information from the disable mapping register to allow selective PWM disabling. Fault pin 1, fault pin 2, and PWM disable bit X constitute the disabling function of bank X. Fault pin 3, fault pin 4, and PWM disable bit Y constitute the disabling function of bank Y. Figure 9-24 and Figure 9-25 show the disable mapping write-once register and the decoding scheme of the bank which selectively disables PWM(s). When all bits of the disable mapping register are set, any disable condition will disable all PWMs. A fault can also generate a CPU interrupt. Each fault pin has its own interrupt vector. Address: $0037 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 1 1 1 1 1 1 1 1 Read: Write: Reset: Figure 9-24. PWM Disable Mapping Write-Once Register (DISMAP) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... BIT6 BANK X DISABLE BANK Y DISABLE BIT5 DISABLE PWM PIN 2 BIT4 DISABLE PWM PIN 3 BIT3 DISABLE PWM PIN 4 BIT2 DISABLE PWM PIN 5 BIT1 BIT0 DISABLE PWM PIN 6 Figure 9-25. PWM Disabling Decode Scheme 9.7.1 Fault Condition Input Pins A logic high level on a fault pin disables the respective PWM(s) determined by the bank and the disable mapping register. Each fault pin incorporates a filter to assist in rejecting spurious faults. All of the external fault pins are software-configurable to re-enable the PWMs either with the fault pin (automatic mode) or with software (manual mode). Each fault pin has an associated FMODE bit to control the PWM re-enabling method. Automatic mode is selected by setting the FMODEx bit in the fault control register. Manual mode is selected when FMODEx is clear. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T DISABLE PWM PIN 1 N O N - D I S C L O S U R E BIT7 R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Fault Protection Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control 9.7.1.1 Fault Pin Filter Each fault pin incorporates a filter to assist in determining a genuine fault condition. After a fault pin has been logic low for one CPU cycle, a rising edge (logic high) will be synchronously sampled once per CPU cycle for two cycles. If both samples are detected logic high, the corresponding FPIN bit and FFLAG bit will be set. The FPIN bit will remain set until the corresponding fault pin is logic low and synchronously sampled once in the following CPU cycle. 9.7.1.2 Automatic Mode In automatic mode, the PWM(s) are disabled immediately once a filtered fault condition is detected (logic high). The PWM(s) remain disabled until the filtered fault condition is cleared (logic low) and a new PWM cycle begins as shown in Figure 9-26. Clearing the corresponding FFLAGx event bit will not enable the PWMs in automatic mode. FILTERED FAULT PIN PWM(S) PWM(S) DISABLED (INACTIVE) PWM(S) ENABLED Figure 9-26. PWM Disabling in Automatic Mode The filtered fault pins' logic state is reflected in the respective FPINx bit. Any write to this bit is overwritten by the pin state. The FFLAGx event bit is set with each rising edge of the respective fault pin after filtering has been applied. To clear the FFLAGx bit, the user must write a 1 to the corresponding FTACKx bit. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The FFLAGx bit is cleared by writing a 1 to the corresponding FTACKx bit. * Clearing the FINTx bit. (This will not clear the FFLAGx bit.) * Reset -- A reset automatically clears all four interrupt latches If prior to a vector fetch, the interrupt request latch is cleared by one of the above actions, a CPU interrupt will no longer be requested. A vector fetch does not alter the state of the PWMs, the FFLAGx event flag or FINTx. NOTE: If the FFLAGx or FINTx bits are not cleared during the interrupt service routine, the interrupt request latch will not be cleared. 9.7.1.3 Manual Mode In manual mode, the PWM(s) are disabled immediately once a filtered fault condition is detected (logic high). The PWM(s) remain disabled until software clears the corresponding FFLAGx event bit and a new PWM cycle begins. In manual mode, the fault pins are grouped in pairs, each pair sharing common functionality. A fault condition on pins 1 and 3 may be cleared, allowing the PWM(s) to enable at the start of a PWM cycle regardless of the logic level at the fault pin. See Figure 9-27. A fault condition on pins 2 and 4 can only be cleared, allowing the PWM(s) to enable, if a logic low level at the fault pin is present at the start of a PWM cycle. See Figure 9-28. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T * N O N - D I S C L O S U R E Freescale Semiconductor, Inc... If the FINTx bit is set, a fault condition resulting in setting the corresponding FFLAG bit will also latch a CPU interrupt request. The interrupt request latch is not cleared until one of the following actions occurs: R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Fault Protection Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control FILTERED FAULT PIN 1 OR 3 PWM(S) ENABLED PWM(S) DISABLED PWM(S) ENABLED FFLAGX CLEARED Figure 9-27. PWM Disabling in Manual Mode (Example 1) FILTERED FAULT PIN 2 OR 4 PWM(S) ENABLED PWM(S) DISABLED PWM(S) ENABLED FFLAGX CLEARED Figure 9-28. PWM Disabling in Manual Mode (Example 2) The function of the fault control and event bits is the same as in automatic mode except that the PWMs are not re-enabled until the FFLAGx event bit is cleared by writing to the FTACKx bit and the filtered fault condition is cleared (logic low). General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 9.7.3 Output Port Control When operating the PWMs using the OUTx bits (OUTCTL = 1), fault protection applies as described in this section. Due to the absence of periodic PWM cycles, fault conditions are cleared upon each CPU cycle and the PWM outputs are re-enabled, provided all fault clearing conditions are satisfied. DISABLE BIT PWM(S) ENABLED PWM(S) DISABLED PWM(S) ENABLED Figure 9-29. PWM Software Disable MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Setting PWM disable bit DISX or DISY in PWM control register 1 immediately disables the corresponding PWM pins as determined by the bank and disable mapping register. The PWM pin(s) remain disabled until the PWM disable bit is cleared and a new PWM cycle begins as shown in Figure 9-29. Setting a PWM disable bit does not latch a CPU interrupt request, and there are no event flags associated with the PWM disable bits. N O N - D I S C L O S U R E 9.7.2 Software Output Disable R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Fault Protection Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control 9.8 Initialization and the PWMEN Bit For proper operation, all registers should be initialized and the LDOK bit should be set before enabling the PWM via the PWMEN bit. When the PWMEN bit is first set, a reload will occur immediately, setting the PWMF flag and generating an interrupt if PWMINT is set. In addition, in complementary mode, PWM value registers 1, 3, and 5 will be used for the first PWM cycle if current sensing is selected. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T NOTE: If the LDOK bit is not set when PWMEN is set after a RESET, the prescaler and PWM values will be zero, but the modulus will be unknown. If the LDOK bit is not set after the PWMEN bit has been cleared then set (without a RESET), the modulus value that was last loaded will be used. If the dead-time register (DEADTM) is changed after PWMEN or OUTCTL is set, an improper dead-time insertion could occur. However, the dead time can never be shorter than the specified value. Because of the equals-comparator architecture of this PWM, the modulus = 0 case is considered illegal. Therefore, the modulus register is not reset, and a modulus value of zero will result in waveforms inconsistent with the other modulus waveforms. See 9.11.2 PWM Counter Modulo Registers. When PWMEN is set, the PWM pins change from hi-Z to outputs. At this time, assuming no fault condition is present, the PWM pins will drive according to the PWM values, polarity, and dead-time. See the timing diagram in Figure 9-30. CPU CLOCK PWMEN DRIVE ACCORDING TO PWM VALUE, POLARITY, AND DEAD-TIME PWM PINS HI-Z IF OUTCTL = 0 HI-Z IF OUTCTL = 0 Figure 9-30. PWMEN and PWM Pins General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. PWM pins will be three-stated unless OUTCTL = 1 * PWM counter is cleared and will not be clocked * Internally, the PWM generator will force its outputs to 0 (to avoid glitches when the PWMEN is set again) Freescale Semiconductor, Inc... When PWMEN is cleared, the following features remain active: NOTE: * All fault circuitry * Manual PWM pin control via the PWMOUT register * Dead-time insertion when PWM pins change via the PWMOUT register The PWMF flag and pending CPU interrupts are NOT cleared when PWMEN = 0. 9.9 PWM Operation in Wait Mode When the microcontroller is put in low-power wait mode via the WAIT instruction, all clocks to the PWM module will continue to run. If an interrupt is issued from the PWM module (via a reload or a fault), the microcontroller will exit wait mode. Clearing the PWMEN bit before entering wait mode will reduce power consumption in wait mode because the counter, prescaler divider, and LDFQ divider will no longer be clocked. In addition, power will be reduced because the PWMs will no longer toggle. MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T * N O N - D I S C L O S U R E When the PWMEN bit is cleared, the following will occur: R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) PWM Operation in Wait Mode Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control 9.10 PWM Operation in Break Mode If the microcontroller goes into break mode (or background mode), the clocks to the PWM generator and output control blocks will freeze. This allows the user to set a breakpoint on a development system and examine the register contents and PWM outputs at that point. It also allows the user to single-step through the code. The clocks to the fault block will continue to run. Therefore, if a fault occurs while the microcontroller is in break mode, the PWM outputs will immediately be driven to their inactive state(s). During break mode, the system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See 7.7.4 SIM Break Flag Control Register (SBFCR).) To allow software to clear status bits during a break interrupt, write a logic one to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect the PWMF and FFLAGx bits during the break state, make sure BCFE is a logic 0. With BCFE at logic 0 (its default state), software can read and write the status and control registers during the break state without affecting the PWMF and FFLAGx bits. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 9.11.1 PWM Counter Registers This PWM counter register displays the12-bit up/down or up-only counter. When the high byte of the counter is read, the lower byte is latched. PCNTL will hold this latched value until it is read. Address: Read: $0026 Bit 7 6 5 4 3 2 1 Bit 0 0 0 0 0 11 10 9 BIT 8 0 0 0 0 0 0 0 0 Write: Reset: = Unimplemented Figure 9-31. PWM Counter Register High (PCNTH) Address: Read: $0027 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 0 0 0 0 0 0 0 0 Write: Reset: = Unimplemented Figure 9-32. PWM Counter Register Low (PCNTH) MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The following subsections provide a description of the control logic block. N O N - D I S C L O S U R E 9.11 Control Logic Block R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Freescale Semiconductor, Inc. 9.11.2 PWM Counter Modulo Registers This PWM counter modulus register holds a 12-bit unsigned number that determines the maximum count for the up/down or up-only counter. In center-aligned mode, the PWM period will be twice the modulus (assuming no prescaler). In edge-aligned mode, the PWM period will equal the modulus. Address: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control Read: $0028 Bit 7 6 5 4 0 0 0 0 0 0 0 0 Write: Reset: 3 2 1 Bit 0 BIT 11 BIT 10 BIT 9 BIT 8 X X X X = Unimplemented Figure 9-33. PWM Counter Modulo Register High (PDMODH) Address: Read: Write: Reset: $0029 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 X X X X X X X X = Unimplemented Figure 9-34. PWM Counter Modulo Register Low (PDMODL) To avoid erroneous PWM periods, this value is buffered and will not be used by the PWM generator until the LDOK bit has been set and the next PWM load cycle begins. NOTE: When reading this register, the value read is the buffer (not necessarily the value the PWM generator is currently using). Because of the equals-comparator architecture of this PWM, the modulus = 0 case is considered illegal. Therefore, the modulus register is not reset, and a modulus value of 0 will result in waveforms inconsistent with the other modulus waveforms. If a modulus of zero is loaded, the counter will continually count down from $FFF. This operation will not be tested or guaranteed (the user should consider it illegal). However, the dead-time constraints and fault conditions WILL still be guaranteed. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 9.11.3 PWM X Value Registers Each of the six PWMs has a 16-bit PWM value register. Read: Bit 7 6 5 4 3 2 1 Bit 0 BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 0 0 0 0 0 0 0 0 Write: Reset: R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 1 BIT 0 0 0 0 0 0 0 0 0 Write: Reset: Figure 9-36. PWMx Value Registers Low (PVALxL) The 16-bit signed value stored in this register determines the duty cycle of the PWM. The duty cycle is defined as: (PWM value/modulus) x 100. Writing a number less than or equal to 0 causes the PWM to be off for the entire PWM period. Writing a number greater than or equal to the 12bit modulus causes the PWM to be on for the entire PWM period. If the complementary mode is selected, the PWM pairs share PWM value registers. To avoid erroneous PWM pulses, this value is buffered and will not be used by the PWM generator until the LDOK bit has been set and the next PWM load cycle begins. NOTE: When reading these registers, the value read is the buffer (not necessarily the value the PWM generator is currently using). MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Read: Bit 7 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Figure 9-35. PWMx Value Registers High (PVALxH) Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control 9.11.4 PWM Control Register 1 PWM control register 1 controls PWM enabling/disabling, the loading of new modulus, prescaler, and PWM values, and the PWM correction method. In addition, this register contains the software disable bits to force the PWM outputs to their inactive states (according to the disable mapping register). N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Address: $0020 Bit 7 6 5 4 3 2 DISX DISY PWMINT PWMF ISENS1 ISENS0 Read: Bit 0 0 Write: Reset: 1 PWMEN LDOK 0 0 0 0 0 0 0 0 Figure 9-37. PWM Control Register 1 (PCTL1) PWMEN -- PWM module enable This read/write bit enables and disables the PWM generator and the PWM pins. When PWMEN is clear, the PWM generator is disabled and the PWM pins are in the high-impedance state (unless OUTCTL = 1). When the PWMEN bit is set, the PWM generator and PWM pins are activated. For more information, see 9.8 Initialization and the PWMEN Bit. 1 = PWM generator and PWM pins enabled 0 = PWM generator and PWM pins disabled LDOK-- Load OK This write-only bit allows the counter modulus, counter prescaler, and PWM values in the buffered registers to be used by the PWM generator. These values will not be used until the LDOK bit is set and a new PWM load cycle begins. Internally this bit is automatically cleared after the new values are loaded (however, this bit always reads 0). 1 = Okay to load new modulus, prescaler, and PWM values at beginning of next PWM load cycle 0 = Not okay to load new modulus, prescaler, and PWM values General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. NOTE: The user should initialize the PWM registers and set the LDOK bit before enabling the PWM. A PWM CPU interrupt request can still be generated when LDOK is 0. ISENS1:ISENS0 -- Current sense correction bits These read/write bits select the top/bottom correction scheme as shown in Table 9-8. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Correction method 00 01 Bits IPOL1, IPOL2, and IPOL3 used for correction 10 Current sensing on pins IS1, IS2, and IS3 occurs during the dead-time. 11 Current sensing on pins IS1, IS2, and IS3 occurs at the half cycle in center-aligned mode and at the end of the cycle in edge-aligned mode. PWMF-- PWM reload flag This read/write bit is set at the beginning of every reload cycle regardless of the state of the LDOK bit. This bit is cleared by reading PWM control register 1 with the PWMF flag set, then writing a logic 0 to PWMF. If another reload occurs before the clearing sequence is complete, then writing logic 0 to PWMF has no effect. 1 = New reload cycle began 0 = New reload cycle has not begun NOTE: When PWMF is cleared, pending PWM CPU interrupts are cleared (not including fault interrupts). PWMINT -- PWM interrupt enable This read/write bit allows the user to enable and disable PWM CPU interrupts. If set, a CPU interrupt will be pending when the PWMF flag is set. 1 = Enable PWM CPU interrupts 0 = Disable PWM CPU interrupts MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Current correction bits ISENS1:ISENS0 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Table 9-8. Correction Methods Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control NOTE: When PWMINT is cleared, pending CPU interrupts are inhibited. DISX -- Software disable for bank X This read/write bit allows the user to disable one or more PWM pins in bank X. The pins that are disabled are determined by the disable mapping write-once register. 1 = Disable PWM pins in bank X 0 = Re-enable PWM pins at beginning of next PWM cycle N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T DISY -- Software disable for bank Y This read/write bit allows the user to disable one or more PWM pins in bank Y. The pins that are disabled are determined by the disable mapping write-once register. 1 = Disable PWM pins in bank Y 0 = Re-enable PWM pins at beginning of next PWM cycle 9.11.5 PWM Control Register 2 PWM control register 2 controls the PWM load frequency, the PWM correction method, and the PWM counter prescaler. For ease of software and to avoid erroneous PWM periods, some of these register bits are buffered. The PWM generator will not use the prescaler value until the LDOK bit has been set, and a new PWM cycle is starting. The correction bits are used at the beginning of each PWM cycle (if the ISENSx bits are configured for software correction). The load frequency bits are not used until the current load cycle is complete. NOTE: The user should initialize this register before enabling the PWM. Address: $0021 Bit 7 6 LDFQ1 LDFQ0 0 0 Read: 5 4 3 2 1 Bit 0 IPOL1 IPOL2 IPOL3 PRSC1 PRSC0 0 0 0 0 0 0 Write: Reset: 0 = Unimplemented Figure 9-38. PWM Control Register 2 (PCTL2) General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. NOTE: When reading these bits, the value read is the buffer value (not necessarily the value the PWM generator is currently using). Freescale Semiconductor, Inc... Table 9-9. PWM Reload Frequency Reload frequency bits LDFQ1:LDFQ0 PWM reload frequency 00 Every PWM cycle 01 Every 2 PWM cycles 10 Every 4 PWM cycles 11 Every 8 PWM cycles IPOL1 -- Top/bottom correction bit for PWM pair 1 (PWMs 1 and 2) This buffered read/write bit selects which PWM value register is used if top/bottom correction is to be achieved without current sensing. 1 = Use PWM value register 2 0 = Use PWM value register 1 NOTE: When reading this bit, the value read is the buffer value (not necessarily the value the output control block is currently using). IPOL2 -- Top/bottom correction bit for PWM pair 2 (PWMs 3 and 4) This buffered read/write bit selects which PWM value register is used if top/bottom correction is to be achieved without current sensing. 1 = Use PWM value register 4 0 = Use PWM value register 3 NOTE: When reading this bit, the value read is the buffer value (not necessarily the value the output control block is currently using). IPOL3 -- Top/bottom correction bit for PWM pair 3 (PWMs 5 and 6) This buffered read/write bit selects which PWM value register is used if top/bottom correction is to be achieved without current sensing. 1 = Use PWM value register 6 0 = Use PWM value register 5 MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T These buffered read/write bits select the PWM CPU load frequency according to Table 9-9. N O N - D I S C L O S U R E LDFQ1:LDFQ0 -- PWM load frequency bits R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control NOTE: When reading this bit, the value read is the buffer value (not necessarily the value the output control block is currently using). PRSC1:PRSC0 -- PWM prescaler bits These buffered read/write bits allow the PWM clock frequency to be modified as shown in . NOTE: When reading these bits, the value read is the buffer value (not necessarily the value the PWM generator is currently using). Table 9-10. PWM Prescaler Prescaler bits PRSC1:PRSC0 PWM clock frequency 00 fop 01 fop/2 10 fop/4 11 fop/8 9.11.6 Dead-Time Write-Once Register This write-once register holds an 8-bit value which specifies the number of CPU clock cycles to use for the dead-time when complementary PWM mode is selected. After this register is written for the first time, it cannot be rewritten unless a RESET occurs. The dead-time is not affected by changes to the prescaler value. Address: $0036 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 1 1 1 1 1 1 1 1 Read: Write: Reset: Figure 9-39. Dead-Time Write-Once Register (DEADTM) General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. This write-once register holds an 8-bit value which determines which PWM pins will be disabled if an external fault or software disable occur. For a further description of the disable mapping, see 9.7 Fault Protection. After this register is written for the first time, it cannot be rewritten unless a RESET occurs. $0037 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 1 1 1 1 1 1 1 1 Read: Write: Reset: Figure 9-40. PWM Disable Mapping Write-Once Register (DISMAP) 9.11.8 Fault Control Register This register controls the fault protection circuitry Address: $0022 Bit 7 6 5 4 3 2 1 Bit 0 FINT4 FMODE4 FINT3 FMODE3 FINT2 FMODE2 FINT1 FMODE1 0 0 0 0 0 0 0 0 Read: Write: Reset: Figure 9-41. Fault Control Register (FCR) FMODE1 -- Fault mode selection for fault pin 1 (automatic versus manual mode) This read/write bit allows the user to select between automatic and manual mode faults. For further description of each mode, see 9.7 Fault Protection. 1 = Automatic mode 0 = Manual mode MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Address: A G R E E M E N T 9.11.7 PWM Disable Mapping Write-Once Register R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control FINT1 -- Fault 1 interrupt enable This read/write bit allows the CPU interrupt caused by faults on fault pin 1 to be enabled. The fault protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM pins will still be disabled according to the disable mapping register. 1 = Fault pin 1 will cause CPU interrupts 0 = Fault pin 1 will not cause CPU interrupts FMODE2 -- Fault mode selection for fault pin 2 (automatic versus manual mode) This read/write bit allows the user to select between automatic and manual mode faults. For further description of each mode, see 9.7 Fault Protection. 1 = Automatic mode 0 = Manual mode FINT2 -- Fault 2 interrupt enable This read/write bit allows the CPU interrupt caused by faults on fault pin 2 to be enabled. The fault protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM pins will still be disabled according to the disable mapping register. 1 = Fault pin 2 will cause CPU interrupts 0 = Fault pin 2 will not cause CPU interrupts FMODE3 -- Fault mode selection for fault pin 3 (automatic versus manual mode) This read/write bit allows the user to select between automatic and manual mode faults. For further description of each mode, see 9.7 Fault Protection. 1 = Automatic mode 0 = Manual mode General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. FMODE4 -- Fault mode selection for fault pin 4 (automatic versus manual mode) This read/write bit allows the user to select between automatic and manual mode faults. For further description of each mode, see 9.7 Fault Protection. 1 = Automatic mode 0 = Manual mode FINT4 -- Fault 4 interrupt enable This read/write bit allows the CPU interrupt caused by faults on fault pin 4 to be enabled. The fault protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM pins will still be disabled according to the disable mapping register. 1 = Fault pin 4 will cause CPU interrupts 0 = Fault pin 4 will not cause CPU interrupts MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... This read/write bit allows the CPU interrupt caused by faults on fault pin 3 to be enabled. The fault protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM pins will still be disabled according to the disable mapping register. 1 = Fault pin 3 will cause CPU interrupts 0 = Fault pin 3 will not cause CPU interrupts N O N - D I S C L O S U R E FINT3 -- Fault 3 interrupt enable R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control 9.11.9 Fault Status Register This read-only register indicates the current fault status. Address: Read: A G R E E M E N T Freescale Semiconductor, Inc... Bit 7 6 5 4 3 2 1 Bit 0 FPIN4 FFLAG4 FPIN3 FFLAG3 FPIN2 FFLAG2 FPIN1 FFLAG1 U 0 U 0 U 0 U 0 Write: Reset: N O N - D I S C L O S U R E $0023 = Unimplemented U = Unaffected Figure 9-42. Fault Status Register (FSR) FFLAG1 -- Fault event flag 1 The FFLAG1 event bit is set within two CPU cycles after a rising edge on fault pin 1. To clear the FFLAG1 bit, the user must write a 1 to the FTACK1 bit in the fault acknowledge register. 1 = A fault has occurred on fault pin 1 0 = No new fault on fault pin 1 FPIN1 -- State of fault pin 1 This read-only bit allows the user to read the current state of fault pin 1. 1 = Fault pin 1 is at logic 1 0 = Fault pin 1 is at logic 0 FFLAG2 -- Fault event flag 2 The FFLAG2 event bit is set within two CPU cycles after a rising edge on fault pin 2. To clear the FFLAG2 bit, the user must write a 1 to the FTACK2 bit in the fault acknowledge register. 1 = A fault has occurred on fault pin 2 0 = No new fault on fault pin 2 FPIN2 -- State of fault pin 2 This read-only bit allows the user to read the current state of fault pin 2. 1 = Fault pin 2 is at logic 1 0 = Fault pin 2 is at logic 0 General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... FPIN3 -- State of fault pin 3 This read-only bit allows the user to read the current state of fault pin 3. 1 = Fault pin 3 is at logic 1 0 = Fault pin 3 is at logic 0 FFLAG4 -- Fault event flag 4 The FFLAG4 event bit is set within two CPU cycles after a rising edge on fault pin 4. To clear the FFLAG4 bit, the user must write a 1 to the FTACK4 bit in the fault acknowledge register. 1 = A fault has occurred on fault pin 4 0 = No new fault on fault pin 4 FPIN4 -- State of fault pin 4 This read-only bit allows the user to read the current state of fault pin 4. 1 = Fault pin 4 is at logic 1 0 = Fault pin 4 is at logic 0 MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The FFLAG3 event bit is set within two CPU cycles after a rising edge on fault pin 3. To clear the FFLAG3 bit, the user must write a 1 to the FTACK3 bit in the fault acknowledge register. 1 = A fault has occurred on fault pin 3 0 = No new fault on fault pin 3 N O N - D I S C L O S U R E FFLAG3 -- Fault event flag 3 R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control 9.11.10 Fault Acknowledge Register This register is used to acknowledge and clear the FFLAGs. In addition, it is used to monitor the current sensing bits to test proper operation. Address: Read: $0024 Bit 7 6 5 4 3 2 1 Bit 0 0 0 DT6 DT5 DT4 DT3 DT2 DT1 Write: Reset: FTACK4 0 0 FTACK3 0 = Unimplemented 0 FTACK2 0 0 FTACK1 0 0 U = Unaffected Figure 9-43. Fault Acknowledge Register (FTACK) FTACK1 -- Fault acknowledge 1 The FTACK1 bit is used to acknowledge and clear FFLAG1. This bit will always read 0. Writing a 1 to this bit will clear FFLAG1. Writing a 0 will have no effect. FTACK2 -- Fault acknowledge 2 The FTACK2 bit is used to acknowledge and clear FFLAG2. This bit will always read 0. Writing a 1 to this bit will clear FFLAG2. Writing a 0 will have no effect. FTACK3 -- Fault acknowledge 3 The FTACK3 bit is used to acknowledge and clear FFLAG3. This bit will always read 0. Writing a 1 to this bit will clear FFLAG3. Writing a 0 will have no effect. FTACK4 -- Fault acknowledge 4 The FTACK4 bit is used to acknowledge and clear FFLAG4. This bit will always read 0. Writing a 1 to this bit will clear FFLAG4. Writing a 0 will have no effect. DT1 -- Dead time 1 Current sensing pin IS1 is monitored immediately before dead time ends due to the assertion of PWM1. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Current sensing pin IS1 is monitored immediately before dead time ends due to the assertion of PWM2. DT1 -- Dead time 3 Current sensing pin IS2 is monitored immediately before dead time ends due to the assertion of PWM3. Current sensing pin IS2 is monitored immediately before dead time ends due to the assertion of PWM4. DT1 -- Dead time 5 Current sensing pin IS3 is monitored immediately before dead time ends due to the assertion of PWM5. DT1 -- Dead time 6 Current sensing pin IS3 is monitored immediately before dead time ends due to the assertion of PWM6. 9.11.11 PWM Output Control Register This register is used to manually control the PWM pins. Address: $0025 Bit 7 Read: 0 Write: Reset: 0 6 5 4 3 2 1 Bit 0 OUTCTL OUT6 OUT5 OUT4 OUT3 OUT2 OUT1 0 0 0 0 0 0 0 = Unimplemented U = Unaffected Figure 9-44. PWM Output Control Register (PWMOUT) OUTCTL-- Output control enable This read/write bit allows the user to manually control the PWM pins. When set, the PWM generator is no longer the input to the dead-time and output circuitry. The OUTx bits determine the state of the PWM pins. Setting the OUTCTL bit does not disable the PWM generator. The generator continues to run, but is no longer the input to the PWM MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... DT1 -- Dead time 4 A G R E E M E N T DT1 -- Dead time 2 R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) Control Logic Block Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control dead-time and output circuitry. When OUTCTL is cleared, the outputs of the PWM generator immediately become the inputs to the deadtime and output circuitry. 1 = PWM outputs controlled manually 0 = PWM outputs determined by PWM generator OUT6:OUT1-- PWM pin output control bits These read/write bits control the PWM pins according to Table 9-11. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Table 9-11. OUTx Bits OUTx bit Complementary mode Independent mode OUT1 1 -- PWM1 is active 0 -- PWM1 is inactive 1 -- PWM1 is active 0 -- PWM1 is inactive OUT2 1 -- PWM2 is complement of PWM 1 1 -- PWM2 is active 0 -- PWM2 is inactive 0 -- PWM2 is inactive OUT3 1 -- PWM3 is active 0 -- PWM3 is inactive OUT4 1 -- PWM4 is complement of PWM 3 1 -- PWM4 is active 0 -- PWM4 is inactive 0 -- PWM4 is inactive OUT5 1 -- PWM5 is active 0 -- PWM5 is inactive 1 -- PWM5 is active 0 -- PWM5 is inactive OUT6 1 -- PWM 6 is complement of PWM 5 0 -- PWM6 is inactive 1 -- PWM6 is active 0 -- PWM6 is inactive 1 -- PWM3 is active 0 -- PWM3 is inactive 9.12 PWM Glossary CPU Cycle -- One internal bus cycle (1/fop) PWM Clock Cycle (or Period) -- One tick of the PWM counter (1/fop with no prescaler). See Figure 9-45. PWM Cycle (or Period) * Center-aligned mode: The time it takes the PWM counter to count up and count down (modulus*2/fop assuming no prescaler). See Figure 9-45. * Edge-aligned mode: The time it takes the PWM counter to count up (Modulus/fop). See Figure 9-45. General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D Pulse Width Modulator for Motor Control (PWMMC) PWM Glossary CENTER-ALIGNED MODE PWM CYCLE (OR PERIOD) PWM CLOCK CYCLE PWM CYCLE (OR PERIOD) Figure 9-45. PWM Clock Cycle and PWM Cycle Definitions PWM Load Frequency -- Frequency at which new PWM parameters get loaded into the PWM. See Figure 9-46. LDFQ1:LDFQ0 = 01 -- RELOAD EVERY TWO CYCLES PWM LOAD CYCLE (1/PWM LOAD FREQUENCY) RELOAD NEW MODULUS, PRESCALER, & PWM VALUES IF LDOK = 1 RELOAD NEW MODULUS, PRESCALER, & PWM VALUES IF LDOK = 1 Figure 9-46. PWM Load Cycle/Frequency Definition MC68HC908MR24 -- Rev. 1.0 General Release Specification Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T EDGE-ALIGNED MODE N O N - D I S C L O S U R E Freescale Semiconductor, Inc... PWM CLOCK CYCLE Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Pulse Width Modulator for Motor Control General Release Specification MC68HC908MR24 -- Rev. 1.0 Pulse Width Modulator for Motor Control (PWMMC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 10.1 Contents 10.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .195 10.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196 10.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .196 10.4.1 Entering Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .198 10.4.2 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .199 10.4.3 Echoing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 10.4.4 Break Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 10.4.5 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .201 10.4.6 Baud Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204 10.2 Introduction This section describes the monitor ROM (MON08, version B). The monitor ROM allows complete testing of the MCU through a single-wire interface with a host computer. MC68HC908MR24 -- Rev. 1.0 General Release Specification Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 10. Monitor ROM (MON) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Monitor ROM (MON) 10.3 Features Features of the monitor ROM include the following: * Normal user-mode pin functionality * One pin dedicated to serial communication between monitor rom and host computer * Standard mark/space non-return-to-zero (NRZ) communication with host computer * 4800 baud-28.8 kbaud communication with host computer * Execution of code in RAM or ROM * (E)EPROM/OTPROM programming 10.4 Functional Description The monitor ROM receives and executes commands from a host computer. Figure 10-1 shows a sample circuit used to enter monitor mode and communicate with a host computer via a standard RS-232 interface. Simple monitor commands can access any memory address. In monitor mode, the MCU can execute host-computer code in RAM while all MCU pins retain normal operating mode functions. All communication between the host computer and the MCU is through the PTA0 pin. A level-shifting and multiplexing interface is required between PTA0 and the host computer. PTA0 is used in a wired-OR configuration and requires a pullup resistor. General Release Specification MC68HC908MR24 -- Rev. 1.0 Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. VDD 68HC908 10 k RST 0.1 F VDD + VHI 10 IRQ1/VPP 0.1 F VDDAD VDDAD 0.1 F VREFH VREFH 1 10 F 10 F MC145407 + + 0.1 F 20 + 3 18 4 17 2 19 CGMXFC 0.1 F 10 F OSC1 + 10 F VDD 20 pF X1 4.9152 MHz 10 M OSC2 VREFL VSSAD VSSA PWMGND VSS 20 pF DB-25 2 5 16 3 6 15 VDD VDD 7 0.1 F VDD 1 MC74HC125 14 2 3 6 5 VDD 10 k PTA0 4 7 NOTES: Position A -- Bus clock = CGMXCLK / 4 or CGMVCLK / 4 Position B -- Bus clock = CGMXCLK / 2 PTC2 VDD VDD 10 k A (See NOTE.) 10 k B PTC3 PTC4 Figure 10-1. Monitor Mode Circuit MC68HC908MR24 -- Rev. 1.0 General Release Specification Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T VDDA N O N - D I S C L O S U R E Freescale Semiconductor, Inc... VDDA R E Q U I R E D Monitor ROM (MON) Functional Description Freescale Semiconductor, Inc. 10.4.1 Entering Monitor Mode Table 10-1 shows the pin conditions for entering monitor mode. PTC3 Pin PTC4 Pin PTA0 Pin PTC2 Pin Freescale Semiconductor, Inc... N O N - D I S C L O S U R E IRQ1 Pin Table 10-1. Mode Selection A G R E E M E N T R E Q U I R E D Monitor ROM (MON) Mode VDD + VHI 1 0 1 1 Monitor CGMXCLK CGMVCLK ----------------------------- or ----------------------------2 2 CGMOUT -------------------------2 VDD + VHI 1 0 1 0 Monitor CGMXCLK CGMOUT -------------------------2 CGMOUT Bus Frequency Enter monitor mode by either: * Executing a software interrupt instruction (SWI) or * Applying a logic 0 and then a logic 1 to the RST pin The MCU sends a break signal (10 consecutive logic 0s) to the host computer, indicating that it is ready to receive a command. The break signal also provides a timing reference to allow the host to determine the necessary baud rate. Monitor mode uses alternate vectors for reset, SWI, and break interrupt. The alternate vectors are in the $FE page instead of the $FF page and allow code execution from the internal monitor firmware instead of user code. The COP module is disabled in monitor mode as long as VDD + VHI is applied to either the IRQ1 pin or the RST pin. (See Section 7. System Integration Module (SIM) for more information on modes of operation.) NOTE: Holding the PTC2 pin low when entering monitor mode causes a bypass of a divide-by-two stage at the oscillator. The CGMOUT frequency is equal to the CGMXCLK frequency, and the OSC1 input directly generates internal bus clocks. In this case, the OSC1 signal must have a 50% duty cycle at maximum bus frequency. General Release Specification MC68HC908MR24 -- Rev. 1.0 Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... Functions Modes COP Reset vector high Reset vector low Break vector high Break vector low SWI vector high SWI vector low User Enabled $FFFE $FFFF $FFFC $FFFD $FFFC $FFFD Monitor Disabled(1) $FEFE $FEFF $FEFC $FEFD $FEFC $FEFD 1. If the high voltage (VDD + VHI) is removed from the IRQ1 pin or the RST pin, the SIM asserts its COP enable output. The COP is a mask option enabled or disabled by the COPD bit in the mask option register. 10.4.2 Data Format Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format. (See Figure 10-2 and Figure 10-3.) START BIT BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 STOP BIT NEXT START BIT Figure 10-2. Monitor Data Format $A5 START BIT BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 BREAK START BIT BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 STOP BIT STOP BIT NEXT START BIT NEXT START BIT Figure 10-3. Sample Monitor Waveforms The data transmit and receive rate can be anywhere from 4800 baud to 28.8 kbaud. Transmit and receive baud rates must be identical. MC68HC908MR24 -- Rev. 1.0 General Release Specification Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Table 10-2. Mode Differences N O N - D I S C L O S U R E Table 10-2 is a summary of the differences between user mode and monitor mode. R E Q U I R E D Monitor ROM (MON) Functional Description Freescale Semiconductor, Inc. R E Q U I R E D Monitor ROM (MON) 10.4.3 Echoing As shown in Figure 10-4, the monitor ROM immediately echoes each received byte back to the PTA0 pin for error checking. SENT TO MONITOR READ READ ADDR. HIGH ADDR. HIGH ADDR. LOW ADDR. LOW RESULT Figure 10-4. Read Transaction Any result of a command appears after the echo of the last byte of the command. 10.4.4 Break Signal A start bit followed by nine low bits is a break signal. (See Figure 10-5.) When the monitor receives a break signal, it drives the PTA0 pin high for the duration of two bits before echoing the break signal. MISSING STOP BIT TWO-STOP-BIT DELAY BEFORE ZERO ECHO N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T ECHO DATA 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 Figure 10-5. Break Transaction General Release Specification MC68HC908MR24 -- Rev. 1.0 Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D Monitor ROM (MON) Functional Description 10.4.5 Commands READ, read memory * WRITE, write memory * IREAD, indexed read * IWRITE, indexed write * READSP, read stack pointer * RUN, run user program A G R E E M E N T * Table 10-3. READ (Read Memory) Command Description Read byte from memory Operand Specifies 2-byte address in high byte:low byte order Data returned Returns contents of specified address Opcode $4A Command sequence SENT TO MONITOR READ READ ADDR. HIGH ADDR. HIGH ADDR. LOW ADDR. LOW ECHO DATA RESULT MC68HC908MR24 -- Rev. 1.0 General Release Specification Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The monitor ROM uses these commands: Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Monitor ROM (MON) Table 10-4. WRITE (Write Memory) Command Description Write byte to memory Operand Specifies 2-byte address in high byte:low byte order; low byte followed by data byte Data returned None Opcode $49 Command sequence SENT TO MONITOR WRITE WRITE ADDR. HIGH ADDR. HIGH ADDR. LOW ADDR. LOW DATA DATA ECHO Table 10-5. IREAD (Indexed Read) Command Description Read next 2 bytes in memory from last address accessed Operand Specifies 2-byte address in high byte:low byte order Data returned Returns contents of next two addresses Opcode $1A Command sequence SENT TO MONITOR IREAD ECHO IREAD DATA DATA RESULT General Release Specification MC68HC908MR24 -- Rev. 1.0 Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Description Write to last address accessed + 1 Operand Specifies single data byte Data returned None Opcode $19 Command sequence IWRITE IWRITE DATA DATA ECHO NOTE: A sequence of IREAD or IWRITE commands can sequentially access a block of memory over the full 64-Kbyte memory map. Table 10-7. READSP (Read Stack Pointer) Command Description Reads stack pointer Operand None Data returned Returns stack pointer in high byte:low byte order Opcode $0C N O N - D I S C L O S U R E Freescale Semiconductor, Inc... SENT TO MONITOR Command sequence SENT TO MONITOR READSP ECHO READSP SP HIGH SP LOW RESULT MC68HC908MR24 -- Rev. 1.0 General Release Specification Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Table 10-6. IWRITE (Indexed Write) Command R E Q U I R E D Monitor ROM (MON) Functional Description Freescale Semiconductor, Inc. R E Q U I R E D Monitor ROM (MON) Table 10-8. RUN (Run User Program) Command Description Executes RTI instruction Operand None Data returned None Opcode $28 Command sequence N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T SENT TO MONITOR RUN RUN ECHO 10.4.6 Baud Rate With a 4.9152-MHz crystal and the PTC2 pin at logic 1 during reset, data is transferred between the monitor and host at 4800 baud. If the PTC2 pin is at logic 0 during reset, the monitor baud rate is 9600. When the CGM output, CGMOUT, is driven by the PLL, the baud rate is determined by the MUL[7:4] bits in the PLL programming register (PPG). (See Section 8. Clock Generator Module (CGM).) Table 10-9. Monitor Baud Rate Selection VCO frequency multiplier (N) Monitor baud rate 1 2 3 4 5 6 4800 9600 14,400 19,200 24,000 28,800 General Release Specification MC68HC908MR24 -- Rev. 1.0 Monitor ROM (MON) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 11.1 Contents 11.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206 11.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .206 11.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210 11.4.1 TIMA Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .210 11.4.2 Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .210 11.4.3 Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .212 11.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .212 11.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .213 11.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .214 11.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .215 11.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .216 11.4.4.3 PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .217 11.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .218 11.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .219 11.7 TIMA During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . .219 11.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220 11.8.1 TIMA Clock Pin (PTE3/TCLKA). . . . . . . . . . . . . . . . . . . . .220 11.8.2 TIMA Channel I/O Pins (PTE4/TCH0A-PTE7/TCH3A). . .221 11.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .221 11.9.1 TIMA Status and Control Register. . . . . . . . . . . . . . . . . . .221 11.9.2 TIMA Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .224 11.9.3 TIMA Counter Modulo Registers . . . . . . . . . . . . . . . . . . . .225 11.9.4 TIMA Channel Status and Control Registers . . . . . . . . . .226 11.9.5 TIMA Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .231 MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 11. Timer Interface (TIMA) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) 11.2 Introduction This section describes the timer interface module (TIMA). The TIMA is a 4-channel timer that provides a timing reference with input capture, output compare, and pulse width modulation functions. Figure 11-1 is a block diagram of the TIMA. Features of the TIMA include: * Four input capture/output compare channels - Rising-edge, falling-edge, or any-edge input capture trigger - Set, clear, or toggle output compare action N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T 11.3 Features * Buffered and unbuffered pulse width modulation (PWM) signal generation * Programmable TIMA clock input - Seven-frequency internal bus clock prescaler selection - External TIMA clock input (4-MHz maximum frequency) * Free-running or modulo up-count operation * Toggle any channel pin on overflow * TIMA counter stop and reset bits General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) Features TCLK PTE3/TCLKA PRESCALER SELECT INTERNAL BUS CLOCK PRESCALER TSTOP PS2 TRST PS1 PS0 16-BIT COUNTER TOF TOIE INTERRUPT LOGIC 16-BIT COMPARATOR ELS0B ELS0A TOV0 CH0MAX 16-BIT COMPARATOR TCH0H:TCH0L CH0F 16-BIT LATCH MS0A CHANNEL 1 ELS1B MS0B ELS1A TOV1 CH1MAX 16-BIT COMPARATOR TCH1H:TCH1L CH0IE CH1F 16-BIT LATCH CH1IE MS1A CHANNEL 2 ELS2B ELS2A TOV2 CH2MAX 16-BIT COMPARATOR TCH2H:TCH2L CH2F 16-BIT LATCH MS2A CHANNEL 3 ELS3B MS2B ELS3A TOV3 CH3MAX 16-BIT COMPARATOR TCH3H:TCH3L CH2IE CH3F 16-BIT LATCH MS3A CH3IE PTE4 LOGIC PTE4/TCH0A INTERRUPT LOGIC PTE5 LOGIC PTE5/TCH1A INTERRUPT LOGIC PTE6 LOGIC PTE6/TCH2A INTERRUPT LOGIC PTE7 LOGIC PTE7/TCH3A INTERRUPT LOGIC Figure 11-1. TIMA Block Diagram MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T CHANNEL 0 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... TMODH:TMODL Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) Table 11-1. TIM I/O Register Summary Addr. $000E $000F $0010 $0011 $0012 $0013 $0014 $0015 $0016 $0017 Register Name Bit 7 6 5 TOIE TSTOP 4 3 0 0 TRST R 2 1 Bit 0 PS2 PS1 PS0 Read: TIMA Status/Control Register Write: (TASC) Reset: TOF 0 0 1 0 0 0 0 0 Read: TIMA Counter Register High Write: (TACNTH) Reset: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 R R R R R R R R 0 0 0 0 0 0 0 0 Read: TIMA Counter Register Low Write: TACNTL) Reset: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R R R R R R R R 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 Bit 8 1 1 1 1 1 1 1 1 Bit 7 6 5 4 3 2 1 Bit 0 1 1 1 1 1 1 1 1 CH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 Bit 8 2 1 Bit 0 Read: TIMA Counter Modulo Reg. High Write: (TAMODH) Reset: Read: TIMA Counter Modulo Reg. Low Write: (TAMODL) Reset: Read: TIMA Channel 0 Status/Control Write: Register (TASC0) Reset: Read: TIMA Channel 0 Register High Write: (TACH0H) Reset: Read: TIMA Channel 0 Register Low Write: (TACH0L) Reset: Read: TIMA Channel 1 Status/Control Write: Register (TASC1) Reset: Read: TIMA Channel 1 Register High Write: (TACH1H) Reset: 0 CH0F 0 Indeterminate after reset Bit 7 6 5 4 3 Indeterminate after reset CH1F 0 CH1IE 0 R MS1A ELS1B ELS1A TOV1 CH1MAX 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 Bit 8 Indeterminate after reset R = Reserved General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... $0019 $001A $001B $001C $001D $001E Read: TIMA Channel 2 Status/Control Write: Register (TASC2) Reset: Read: TIMA Channel 2 Register High Write: (TACH2H) Reset: Read: TIMA Channel 2 Register Low Write: (TACH2L) Reset: Read: TIMA Channel 3 Status/Control Write: Register (TASC3) Reset: Read: TIMA Channel 3 Register High Write: (TACH3H) Reset: Read: TIMA Channel 3 Register Low Write: (TACH3L) Reset: Bit 7 6 5 4 3 2 1 Bit 0 Indeterminate after reset CH2F CH2IE MS2B MS2A ELS2B ELS2A TOV2 CH2MAX 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 Bit 8 2 1 Bit 0 0 Indeterminate after reset Bit 7 6 5 4 3 Indeterminate after reset CH3F 0 CH3IE 0 R MS3A ELS3B ELS3A TOV3 CH3MAX 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 Bit 8 2 1 Bit 0 Indeterminate after reset Bit 7 6 5 4 3 Indeterminate after reset R = Reserved MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E $0018 Read: TIMA Channel 1 Register Low Write: (TACH1L) Reset: A G R E E M E N T Table 11-1. TIM I/O Register Summary R E Q U I R E D Timer Interface (TIMA) Features Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) 11.4 Functional Description Figure 11-1 shows the TIMA structure. The central component of the TIMA is the 16-bit TIMA counter that can operate as a free-running counter or a modulo up-counter. The TIMA counter provides the timing reference for the input capture and output compare functions. The TIMA counter modulo registers, TAMODH-TAMODL, control the modulo value of the TIMA counter. Software can read the TIMA counter value at any time without affecting the counting sequence. The four TIMA channels are programmable independently as input capture or output compare channels. 11.4.1 TIMA Counter Prescaler The TIMA clock source can be one of the seven prescaler outputs or the TIMA clock pin, PTE3/TCLKA. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PS[2:0], in the TIMA status and control register select the TIMA clock source. 11.4.2 Input Capture An input capture function has three basic parts: edge select logic, an input capture latch, and a 16-bit counter. Two 8-bit registers, which make up the 16-bit input capture register, are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The polarity of the active edge is programmable. The level transition which triggers the counter transfer is defined by the corresponding input edge bits (ELSxB and ELSxA in TASC0 through TASC3 control registers with x referring to the active channel number). When an active edge occurs on the pin of an input capture channel, the TIMA latches the contents of the TIMA counter into the TIMA channel registers, TACHxH-TACHxL. Input captures can generate TIMA CPU interrupt requests. Software can determine that an input capture event has occurred by enabling input capture interrupts or by polling the status flag bit. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. By recording the times for successive edges on an incoming signal, software can determine the period and/or pulse width of the signal. To measure a period, two successive edges of the same polarity are captured. To measure a pulse width, two alternate polarity edges are captured. Software should track the overflows at the 16-bit module counter to extend its range. Another use for the input capture function is to establish a time reference. In this case, an input capture function is used in conjunction with an output compare function. For example, to activate an output signal a specified number of clock cycles after detecting an input event (edge), use the input capture function to record the time at which the edge occurred. A number corresponding to the desired delay is added to this captured value and stored to an output compare register (see 11.9.5 TIMA Channel Registers). Because both input captures and output compares are referenced to the same 16-bit modulo counter, the delay can be controlled to the resolution of the counter independent of software latencies. Reset does not affect the contents of the input capture channel registers. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The free-running counter contents are transferred to the TIMA channel status and control register (TACHxH-TACHxL, see 11.9.5 TIMA Channel Registers) on each proper signal transition regardless of whether the TIMA channel flag (CH0F-CH3F in TASC0-TASC3 registers) is set or clear. When the status flag is set, a CPU interrupt is generated if enabled. The value of the count latched or "captured" is the time of the event. Because this value is stored in the input capture register 2 bus cycles after the actual event occurs, user software can respond to this event at a later time and determine the actual time of the event. However, this must be done prior to another input capture on the same pin; otherwise, the previous time value will be lost. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The result obtained by an input capture will be two more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. R E Q U I R E D Timer Interface (TIMA) Functional Description Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) 11.4.3 Output Compare With the output compare function, the TIMA can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIMA can set, clear, or toggle the channel pin. Output compares can generate TIMA CPU interrupt requests. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T 11.4.3.1 Unbuffered Output Compare Any output compare channel can generate unbuffered output compare pulses as described in 11.4.3 Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIMA channel registers. An unsynchronized write to the TIMA channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIMA overflow interrupt routine to write a new, smaller output compare value may cause the compare to be missed. The TIMA may pass the new value before it is written. Use the following methods to synchronize unbuffered changes in the output compare value on channel x: * When changing to a smaller value, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current output compare pulse. The interrupt routine has until the end of the counter overflow period to write the new value. * When changing to a larger output compare value, enable channel x TIMA overflow interrupts and write the new value in the TIMA overflow interrupt routine. The TIMA overflow interrupt occurs at the end of the current counter overflow period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same counter overflow period. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... Setting the MS0B bit in TIMA channel 0 status and control register (TASC0) links channel 0 and channel 1. The output compare value in the TIMA channel 0 registers initially controls the output on the PTE4/TCH0A pin. Writing to the TIMA channel 1 registers enables the TIMA channel 1 registers to synchronously control the output after the TIMA overflows. At each subsequent overflow, the TIMA channel registers (0 or 1) that control the output are the ones written to last. TASC0 controls and monitors the buffered output compare function, and TIMA channel 1 status and control register (TASC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE5/TCH1A, is available as a general-purpose I/O pin. Channels 2 and 3 can be linked to form a buffered output compare channel whose output appears on the PTE6/TCH2A pin. The TIMA channel registers of the linked pair alternately control the output. Setting the MS2B bit in TIMA channel 2 status and control register (TASC2) links channel 2 and channel 3. The output compare value in the TIMA channel 2 registers initially controls the output on the PTE6/TCH2A pin. Writing to the TIMA channel 3 registers enables the TIMA channel 3 registers to synchronously control the output after the TIMA overflows. At each subsequent overflow, the TIMA channel registers (2 or 3) that control the output are the ones written to last. TASC2 controls and monitors the buffered output compare function, and TIMA channel 3 status and control register (TASC3) is unused. While the MS2B bit is set, the channel 3 pin, PTE7/TCH3A, is available as a general-purpose I/O pin. NOTE: In buffered output compare operation, do not write new output compare values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered output compares. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the PTE4/TCH0A pin. The TIMA channel registers of the linked pair alternately control the output. N O N - D I S C L O S U R E 11.4.3.2 Buffered Output Compare R E Q U I R E D Timer Interface (TIMA) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) 11.4.4 Pulse Width Modulation (PWM) By using the toggle-on-overflow feature with an output compare channel, the TIMA can generate a PWM signal. The value in the TIMA counter modulo registers determines the period of the PWM signal. The channel pin toggles when the counter reaches the value in the TIMA counter modulo registers. The time between overflows is the period of the PWM signal. As Figure 11-2 shows, the output compare value in the TIMA channel registers determines the pulse width of the PWM signal. The time between overflow and output compare is the pulse width. Program the TIMA to clear the channel pin on output compare if the state of the PWM pulse is logic 1. Program the TIMA to set the pin if the state of the PWM pulse is logic 0. OVERFLOW OVERFLOW OVERFLOW PERIOD PULSE WIDTH PTEx/TCHx OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE Figure 11-2. PWM Period and Pulse Width The value in the TIMA counter modulo registers and the selected prescaler output determines the frequency of the PWM output. The frequency of an 8-bit PWM signal is variable in 256 increments. Writing $00FF (255) to the TIMA counter modulo registers produces a PWM period of 256 times the internal bus clock period if the prescaler select value is $000 (see 11.9.1 TIMA Status and Control Register). The value in the TIMA channel registers determines the pulse width of the PWM output. The pulse width of an 8-bit PWM signal is variable in 256 increments. Writing $0080 (128) to the TIMA channel registers produces a duty cycle of 128/256 or 50%. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... An unsynchronized write to the TIMA channel registers to change a pulse width value could cause incorrect operation for up to two PWM periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that PWM period. Also, using a TIMA overflow interrupt routine to write a new, smaller pulse width value may cause the compare to be missed. The TIMA may pass the new value before it is written to the TIMA channel registers. Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel x: NOTE: * When changing to a shorter pulse width, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current pulse. The interrupt routine has until the end of the PWM period to write the new value. * When changing to a longer pulse width, enable channel x TIMA overflow interrupts and write the new value in the TIMA overflow interrupt routine. The TIMA overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period. In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Any output compare channel can generate unbuffered PWM pulses as described in 11.4.4 Pulse Width Modulation (PWM). The pulses are unbuffered because changing the pulse width requires writing the new pulse width value over the value currently in the TIMA channel registers. N O N - D I S C L O S U R E 11.4.4.1 Unbuffered PWM Signal Generation R E Q U I R E D Timer Interface (TIMA) Functional Description Freescale Semiconductor, Inc. 11.4.4.2 Buffered PWM Signal Generation Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the PTE4/TCH0A pin. The TIMA channel registers of the linked pair alternately control the pulse width of the output. Setting the MS0B bit in TIMA channel 0 status and control register (TASC0) links channel 0 and channel 1. The TIMA channel 0 registers initially control the pulse width on the PTE4/TCH0A pin. Writing to the TIMA channel 1 registers enables the TIMA channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIMA channel registers (0 or 1) that control the pulse width are the ones written to last. TASC0 controls and monitors the buffered PWM function, and TIMA channel 1 status and control register (TASC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE5/TCH1A, is available as a general-purpose I/O pin. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) Channels 2 and 3 can be linked to form a buffered PWM channel whose output appears on the PTE6/TCH2A pin. The TIMA channel registers of the linked pair alternately control the pulse width of the output. Setting the MS2B bit in TIMA channel 2 status and control register (TASC2) links channel 2 and channel 3. The TIMA channel 2 registers initially control the pulse width on the PTE6/TCH2A pin. Writing to the TIMA channel 3 registers enables the TIMA channel 3 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIMA channel registers (2 or 3) that control the pulse width are the ones written to last. TASC2 controls and monitors the buffered PWM function, and TIMA channel 3 status and control register (TASC3) is unused. While the MS2B bit is set, the channel 3 pin, PTE7/TCH3A, is available as a general-purpose I/O pin. NOTE: In buffered PWM signal generation, do not write new pulse width values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered PWM signals. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 1. In the TIMA status and control register (TASC): a. Stop the TIMA counter by setting the TIMA stop bit, TSTOP. Freescale Semiconductor, Inc... b. Reset the TIMA counter by setting the TIMA reset bit, TRST. 2. In the TIMA counter modulo registers (TAMODH-TAMODL), write the value for the required PWM period. 3. In the TIMA channel x registers (TACHxH-TACHxL), write the value for the required pulse width. 4. In TIMA channel x status and control register (TSCx): a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits, MSxB-MSxA. (See Table 11-3.) b. Write 1 to the toggle-on-overflow bit, TOVx. c. NOTE: Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB-ELSxA. The output action on compare must force the output to the complement of the pulse width level. (See Table 11-3.) In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output compare can also cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value. 5. In the TIMA status control register (TASC), clear the TIMA stop bit, TSTOP. Setting MS0B links channels 0 and 1 and configures them for buffered PWM operation. The TIMA channel 0 registers (TACH0H-TACH0L) initially control the buffered PWM output. TIMA status control register 0 (TASC0) controls and monitors the PWM signal from the linked channels. MS0B takes priority over MS0A. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T To ensure correct operation when generating unbuffered or buffered PWM signals, use the following initialization procedure: N O N - D I S C L O S U R E 11.4.4.3 PWM Initialization R E Q U I R E D Timer Interface (TIMA) Functional Description Freescale Semiconductor, Inc. Setting MS2B links channels 2 and 3 and configures them for buffered PWM operation. The TIMA channel 2 registers (TACH2H-TACH2L) initially control the PWM output. TIMA status control register 2 (TASC2) controls and monitors the PWM signal from the linked channels. MS2B takes priority over MS2A. Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on TIMA overflows. Subsequent output compares try to force the output to a state it is already in and have no effect. The result is a 0% duty cycle output. Setting the channel x maximum duty cycle bit (CHxMAX) and clearing the TOVx bit generates a 100% duty cycle output. (See 11.9.4 TIMA Channel Status and Control Registers.) 11.5 Interrupts The following TIMA sources can generate interrupt requests: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) * TIMA overflow flag (TOF) -- The TOF bit is set when the TIMA counter value rolls over to $0000 after matching the value in the TIMA counter modulo registers. The TIMA overflow interrupt enable bit, TOIE, enables TIMA overflow CPU interrupt requests. TOF and TOIE are in the TIMA status and control register. * TIMA channel flags (CH3F-CH0F) -- The CHxF bit is set when an input capture or output compare occurs on channel x. Channel x TIMA CPU interrupt requests are controlled by the channel x interrupt enable bit, CHxIE. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... The TIMA remains active after the execution of a WAIT instruction. In wait mode, the TIMA registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIMA can bring the MCU out of wait mode. If TIMA functions are not required during wait mode, reduce power consumption by stopping the TIMA before executing the WAIT instruction. 11.7 TIMA During Break Interrupts A break interrupt stops the TIMA counter and inhibits input captures. The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See 7.7.4 SIM Break Flag Control Register.) To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The WAIT instruction puts the MCU in low-power consumption standby mode. N O N - D I S C L O S U R E 11.6 Wait Mode R E Q U I R E D Timer Interface (TIMA) Wait Mode Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) 11.8 I/O Signals Port E shares five of its pins with the TIMA. PTE3/TCLKA is an external clock input to the TIMA prescaler. The four TIMA channel I/O pins are PTE4/TCH0A, PTE5/TCH1A, PTE6/TCH2A, and PTE7/TCH3A. 11.8.1 TIMA Clock Pin (PTE3/TCLKA) PTE3/TCLKA is an external clock input that can be the clock source for the TIMA counter instead of the prescaled internal bus clock. Select the PTE3/TCLKA input by writing logic 1s to the three prescaler select bits, PS[2:0]. (See 11.9.1 TIMA Status and Control Register.) The minimum TCLK pulse width, TCLKLMIN or TCLKHMIN, is: 1 ------------------------------------- + tSU bus frequency The maximum TCLK frequency is the least: 4 MHz or bus frequency / 2. PTE3/TCLKA is available as a general-purpose I/O pin or ADC channel when not used as the TIMA clock input. When the PTE3/TCLKA pin is the TIMA clock input, it is an input regardless of the state of the DDRE3 bit in data direction register E. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 11.8.2 TIMA Channel I/O Pins (PTE4/TCH0A-PTE7/TCH3A) Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. PTE2/TCH0 and PTE4/TCH2 can be configured as buffered output compare or buffered PWM pins. 11.9 I/O Registers R E Q U I R E D Timer Interface (TIMA) I/O Registers TIMA status and control register (TASC) * TIMA control registers (TACNTH-TACNTL) * TIMA counter modulo registers (TAMODH-TAMODL) * TIMA channel status and control registers (TASC0, TASC1, TASC2, and TASC3) * TIMA channel registers (TACH0H-TACH0L, TACH1H-TACH1L, TACH2H-TACH2L, and TACH3H-TACH3L) 11.9.1 TIMA Status and Control Register The TIMA status and control register: * Enables TIMA overflow interrupts * Flags TIMA overflows * Stops the TIMA counter * Resets the TIMA counter * Prescales the TIMA counter clock MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T * N O N - D I S C L O S U R E Freescale Semiconductor, Inc... These I/O registers control and monitor TIMA operation: Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) Address: Bit 7 Read: TOF Write: 0 Reset: 0 R 6 5 TOIE TSTOP 0 1 4 3 0 0 TRST R 0 0 2 1 Bit 0 PS2 PS1 PS0 0 0 0 = Reserved A G R E E M E N T Figure 11-3. TIMA Status and Control Register (TASC) TOF -- TIMA Overflow Flag Bit Freescale Semiconductor, Inc... N O N - D I S C L O S U R E $000E This read/write flag is set when the TIMA counter resets to $0000 after reaching the modulo value programmed in the TIMA counter modulo registers. Clear TOF by reading the TIMA status and control register when TOF is set and then writing a logic 0 to TOF. If another TIMA overflow occurs before the clearing sequence is complete, then writing logic 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a logic 1 to TOF has no effect. 1 = TIMA counter has reached modulo value 0 = TIMA counter has not reached modulo value TOIE -- TIMA Overflow Interrupt Enable Bit This read/write bit enables TIMA overflow interrupts when the TOF bit becomes set. Reset clears the TOIE bit. 1 = TIMA overflow interrupts enabled 0 = TIMA overflow interrupts disabled TSTOP -- TIMA Stop Bit This read/write bit stops the TIMA counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMA counter until software clears the TSTOP bit. 1 = TIMA counter stopped 0 = TIMA counter active NOTE: Do not set the TSTOP bit before entering wait mode if the TIMA is required to exit wait mode. Also when the TSTOP bit is set and the timer is configured for input capture operation, input captures are inhibited until the TSTOP bit is cleared. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. NOTE: Setting the TSTOP and TRST bits simultaneously stops the TIMA counter at a value of $0000. PS[2:0] -- Prescaler Select Bits These read/write bits select either the PTD6/ATD14/TCLK pin or one of the seven prescaler outputs as the input to the TIMA counter as Table 11-2 shows. Reset clears the PS[2:0] bits. Table 11-2. Prescaler Selection PS[2:0] TIMA Clock Source 000 Internal Bus Clock /1 001 Internal Bus Clock / 2 010 Internal Bus Clock / 4 011 Internal Bus Clock / 8 100 Internal Bus Clock / 16 101 Internal Bus Clock / 32 110 Internal Bus Clock / 64 111 PTD6/ATD14/TCLK MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Setting this write-only bit resets the TIMA counter and the TIMA prescaler. Setting TRST has no effect on any other registers. Counting resumes from $0000. TRST is cleared automatically after the TIMA counter is reset and always reads as logic 0. Reset clears the TRST bit. 1 = Prescaler and TIMA counter cleared 0 = No effect N O N - D I S C L O S U R E TRST -- TIMA Reset Bit R E Q U I R E D Timer Interface (TIMA) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) 11.9.2 TIMA Counter Registers The two read-only TIMA counter registers contain the high and low bytes of the value in the TIMA counter. Reading the high byte (TACNTH) latches the contents of the low byte (TACNTL) into a buffer. Subsequent reads of TACNTH do not affect the latched TACNTL value until TACNTL is read. Reset clears the TIMA counter registers. Setting the TIMA reset bit (TRST) also clears the TIMA counter registers. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T NOTE: If TACNTH is read during a break interrupt, be sure to unlatch TACNTL by reading TACNTL before exiting the break interrupt. Otherwise, TACNTL retains the value latched during the break. Register Name and Address: TACNTH -- $000F Bit 7 6 5 4 3 2 1 Bit 0 Read: BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 Register Name and Address: TACNTL -- $0010 Bit 7 6 5 4 3 2 1 Bit 0 Read: BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 11-4. TIMA Counter Registers (TACNTH and TACNTL) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 11.9.3 TIMA Counter Modulo Registers The read/write TIMA modulo registers contain the modulo value for the TIMA counter. When the TIMA counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIMA counter resumes counting from $0000 at the next clock. Writing to the high byte (TAMODH) inhibits the TOF bit and overflow interrupts until the low byte (TAMODL) is written. Reset sets the TIMA counter modulo registers. R E Q U I R E D Timer Interface (TIMA) I/O Registers 6 5 4 3 2 1 Bit 0 BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 1 1 1 1 1 1 1 1 Read: Write: Reset: Register Name and Address: TAMODL -- $0012 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 1 1 1 1 1 1 1 1 Read: Write: Reset: Figure 11-5. TIMA Counter Modulo Registers (TAMODH and TAMODL) NOTE: Reset the TIMA counter before writing to the TIMA counter modulo registers. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Bit 7 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Register Name and Address: TAMODH -- $0011 Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) 11.9.4 TIMA Channel Status and Control Registers Each of the TIMA channel status and control registers: * Flags input captures and output compares * Enables input capture and output compare interrupts * Selects input capture, output compare, or PWM operation * Selects high, low, or toggling output on output compare * Selects rising edge, falling edge, or any edge as the active input capture trigger * Selects output toggling on TIMA overflow * Selects 100% PWM duty cycle * Selects buffered or unbuffered output compare/PWM operation Register Name and Address: TASC0 -- $0013 Bit 7 Read: CH0F Write: 0 Reset: 0 6 5 4 3 2 1 Bit 0 CH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX 0 0 0 0 0 0 0 4 3 2 1 Bit 0 MS1A ELS1B ELS1A TOV1 CH1MAX 0 0 0 0 0 Register Name and Address: TASC1 -- $0016 Bit 7 Read: 6 CH1F 5 0 CH1IE Write: 0 Reset: 0 R R 0 0 = Reserved Figure 11-6. TIMA Channel Status and Control Registers (TASC0-TASC3) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Bit 7 Read: CH2F Write: 0 Reset: 0 6 5 4 3 2 1 Bit 0 CH2IE MS2B MS2A ELS2B ELS2A TOV2 CH2MAX 0 0 0 0 0 0 0 4 3 2 1 Bit 0 MS3A ELS3B ELS3A TOV3 CH3MAX 0 0 0 0 0 Bit 7 Read: 6 CH3F 5 0 CH3IE Write: 0 Reset: 0 R R 0 0 = Reserved Figure 11-6. TIMA Channel Status and Control Registers (TASC0-TASC3) (Continued) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Register Name and Address: TASC3 -- $001C A G R E E M E N T Register Name and Address: TASC2 -- $0019 R E Q U I R E D Timer Interface (TIMA) I/O Registers MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. CHxF -- Channel x Flag Bit When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIMA counter registers matches the value in the TIMA channel x registers. When CHxIE = 0, clear CHxF by reading TIMA channel x status and control register with CHxF set, and then writing a logic 0 to CHxF. If another interrupt request occurs before the clearing sequence is complete, then writing logic 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of CHxF. Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect. 1 = Input capture or output compare on channel x 0 = No input capture or output compare on channel x CHxIE -- Channel x Interrupt Enable Bit This read/write bit enables TIMA CPU interrupts on channel x. Reset clears the CHxIE bit. 1 = Channel x CPU interrupt requests enabled 0 = Channel x CPU interrupt requests disabled MSxB -- Mode Select Bit B N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) This read/write bit selects buffered output compare/PWM operation. MSxB exists only in the TIMA channel 0 and TIMA channel 2 status and control registers. Setting MS0B disables the channel 1 status and control register and reverts TCH1A pin to general-purpose I/O. Setting MS2B disables the channel 3 status and control register and reverts TCH3A pin to general-purpose I/O. Reset clears the MSxB bit. 1 = Buffered output compare/PWM operation enabled 0 = Buffered output compare/PWM operation disabled General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. When ELSxB:A = 00, this read/write bit selects the initial output level of the TCHxA pin once PWM, input capture, or output compare operation is enabled. (See Table 11-3.). Reset clears the MSxA bit. 1 = Initial output level low 0 = Initial output level high NOTE: Before changing a channel function by writing to the MSxB or MSxA bit, set the TSTOP and TRST bits in the TIMA status and control register (TASC). ELSxB and ELSxA -- Edge/Level Select Bits When channel x is an input capture channel, these read/write bits control the active edge-sensing logic on channel x. When channel x is an output compare channel, ELSxB and ELSxA control the channel x output behavior when an output compare occurs. When ELSxB and ELSxA are both clear, channel x is not connected to port E, and pin PTEx/TCHxA is available as a general-purpose I/O pin. However, channel x is at a state determined by these bits and becomes transparent to the respective pin when PWM, input capture, or output compare mode is enabled. Table 11-3 shows how ELSxB and ELSxA work. Reset clears the ELSxB and ELSxA bits. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... When ELSxB:A 00, this read/write bit selects either input capture operation or unbuffered output compare/PWM operation. (See Table 11-3.) 1 = Unbuffered output compare/PWM operation 0 = Input capture operation N O N - D I S C L O S U R E MSxA -- Mode Select Bit A R E Q U I R E D Timer Interface (TIMA) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) Table 11-3. Mode, Edge, and Level Selection MSxB:MSxA ELSxB:ELSxA X0 00 Output Preset A G R E E M E N T Freescale Semiconductor, Inc... N O N - D I S C L O S U R E Mode NOTE: X1 00 00 01 00 10 00 11 01 01 01 10 01 11 1X 01 1X 10 1X 11 Configuration Pin under Port Control; Initialize Timer Output Level High Pin under Port Control; Initialize Timer Output Level Low Capture on Rising Edge Only Input Capture Capture on Falling Edge Only Capture on Rising or Falling Edge Output Compare or PWM Buffered Output Compare or Buffered PWM Toggle Output on Compare Clear Output on Compare Set Output on Compare Toggle Output on Compare Clear Output on Compare Set Output on Compare Before enabling a TIMA channel register for input capture operation, make sure that the PTEx/TACHx pin is stable for at least two bus clocks. TOVx -- Toggle-On-Overflow Bit When channel x is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIMA counter overflows. When channel x is an input capture channel, TOVx has no effect. Reset clears the TOVx bit. 1 = Channel x pin toggles on TIMA counter overflow. 0 = Channel x pin does not toggle on TIMA counter overflow. NOTE: When TOVx is set, a TIMA counter overflow takes precedence over a channel x output compare if both occur at the same time. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. CHxMAX -- Channel x Maximum Duty Cycle Bit When the TOVx bit is at logic 0, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to 100%. As Figure 11-7 shows, the CHxMAX bit takes effect in the cycle after it is set or cleared. Also, TOVx bit takes effect in the cycle in which it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared. OVERFLOW OVERFLOW OVERFLOW PERIOD PTEx/TCHx OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE CHxMAX TOVx Figure 11-7. CHxMAX Latency 11.9.5 TIMA Channel Registers These read/write registers contain the captured TIMA counter value of the input capture function or the output compare value of the output compare function. The state of the TIMA channel registers after reset is unknown. In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIMA channel x registers (TACHxH) inhibits input captures until the low byte (TACHxL) is read. In output compare mode (MSxB:MSxA 0:0), writing to the high byte of the TIMA channel x registers (TACHxH) inhibits output compares until the low byte (TACHxL) is written. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T OVERFLOW N O N - D I S C L O S U R E Freescale Semiconductor, Inc... OVERFLOW R E Q U I R E D Timer Interface (TIMA) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMA) Register Name and Address: TACH0H -- $0014 Bit 7 6 5 4 3 2 1 Bit 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Read: Write: Reset: Indeterminate after Reset N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Register Name and Address: TACH0L -- $0015 Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Read: Write: Reset: Indeterminate after Reset Register Name and Address: TACH1H -- $0017 Bit 7 6 5 4 3 2 1 Bit 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Read: Write: Reset: Indeterminate after Reset Register Name and Address: TACH1L -- $0018 Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Read: Write: Reset: Indeterminate after Reset Register Name and Address: TACH2H -- $001A Bit 7 6 5 4 3 2 1 Bit 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Read: Write: Reset: Indeterminate after Reset Figure 11-8. TIMA Channel Registers (TACH0H/L-TACH3H/L) (Sheet 1 of 2) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Read: Write: Reset: Indeterminate after Reset Freescale Semiconductor, Inc... Register Name and Address: TACH3H -- $001D Bit 7 6 5 4 3 2 1 Bit 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Read: Write: Reset: Indeterminate after Reset Register Name and Address: TACH3L -- $001E Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Read: Write: Reset: Indeterminate after Reset Figure 11-8. TIMA Channel Registers (TACH0H/L-TACH3H/L) (Sheet 2 of 2) MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Bit 7 N O N - D I S C L O S U R E Register Name and Address: TACH2L -- $001B R E Q U I R E D Timer Interface (TIMA) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMA) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMA) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 12.1 Contents 12.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .235 12.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236 12.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .236 12.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239 12.4.1 TIMB Counter Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . .239 12.4.2 Input Capture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .239 12.4.3 Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .241 12.4.3.1 Unbuffered Output Compare . . . . . . . . . . . . . . . . . . . . .241 12.4.3.2 Buffered Output Compare . . . . . . . . . . . . . . . . . . . . . . .242 12.4.4 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . .242 12.4.4.1 Unbuffered PWM Signal Generation . . . . . . . . . . . . . . .243 12.4.4.2 Buffered PWM Signal Generation . . . . . . . . . . . . . . . . .244 12.4.4.3 PWM Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .245 12.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .246 12.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .247 12.7 TIMB During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . .247 12.8 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .248 12.8.1 TIMB Clock Pin (PTE0/TCLKB). . . . . . . . . . . . . . . . . . . . .248 12.8.2 TIMB Channel I/O Pins (PTE1/TCH0B-PTE2/TCH1B) . . . . . . . . . . . . . . . . . . .248 12.9 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .249 12.9.1 TIMB Status and Control Register. . . . . . . . . . . . . . . . . . .249 12.9.2 TIMB Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . .252 12.9.3 TIMB Counter Modulo Registers . . . . . . . . . . . . . . . . . . . .253 12.9.4 TIMB Channel Status and Control Registers . . . . . . . . . .254 12.9.5 TIMB Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . .258 MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 12. Timer Interface (TIMB) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMB) 12.2 Introduction This section describes the timer interface module (TIMB). The TIMB is a 2-channel timer that provides a timing reference with input capture, output compare, and pulse width modulation functions. Figure 12-1 is a block diagram of the TIMB. Features of the TIMB include: * Two input capture/output compare channels - Rising-edge, falling-edge, or any-edge input capture trigger - Set, clear, or toggle output compare action N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T 12.3 Features * Buffered and unbuffered pulse width modulation (PWM) signal generation * Programmable TIMB clock input - Seven-frequency internal bus clock prescaler selection - External TIMB clock input (4-MHz maximum frequency) * Free-running or modulo up-count operation * Toggle any channel pin on overflow * TIMB counter stop and reset bits General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMB) Features TCLK PTE0/TCLKB PRESCALER SELECT INTERNAL BUS CLOCK PRESCALER TSTOP PS2 TRST PS1 PS0 16-BIT COUNTER TOF TOIE INTERRUPT LOGIC 16-BIT COMPARATOR ELS0B ELS0A TOV0 CH0MAX 16-BIT COMPARATOR TCH0H:TCH0L CH0F 16-BIT LATCH MS0A CHANNEL 1 ELS1B MS0B ELS1A TOV1 CH1MAX 16-BIT COMPARATOR TCH1H:TCH1L CH0IE CH1F 16-BIT LATCH MS1A CH1IE PTE1 LOGIC PTE1/TCH0B INTERRUPT LOGIC PTE2 LOGIC PTE2/TCH1B INTERRUPT LOGIC Figure 12-1. TIMB Block Diagram A G R E E M E N T CHANNEL 0 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... TMODH:TMODL MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) Table 12-1. TIMB I/O Register Summary Addr. $0051 $0052 $0053 $0054 $0055 $0056 $0057 $0058 $0059 $005A $005B Register Name Bit 7 6 5 TOIE TSTOP 4 3 0 0 TRST R 2 1 Bit 0 PS2 PS1 PS0 Read: TIMB Status/Control Register Write: (TBSC) Reset: TOF 0 0 1 0 0 0 0 0 Read: TIMB Counter Register High Write: (TBCNTH) Reset: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 R R R R R R R R 0 0 0 0 0 0 0 0 Read; TIMB Counter Register Low Write: (TBCNTL) Reset: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R R R R R R R R 0 0 0 0 0 0 0 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 1 1 1 1 1 1 1 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 1 1 1 1 1 1 1 CH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX 0 0 0 0 0 0 0 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 2 Bit 1 Bit 0 TIMB Counter Modulo Register Read: High Write: (TBMODH) Reset: TIMB Counter Modulo Register Read: Low Write: (TBMODL) Reset: TIMB Channel 0 Status/Control Read: Register Write: (TBSC0) Reset: Read: TIMB Channel 0 Register High Write: (TBCH0H) Reset: Read: TIMB Channel 0 Register Low Write: (TBCH0L) Reset: TIMB Channel 1 Status/Control Read: Register Write: (TBSC1) Reset: Read: TIMB Channel 1 Register High Write: (TBCH1H) Reset: Read: TIMB Channel 1 Register Low Write: (TBCH1L) Reset: 0 CH0F 0 Indeterminate after reset Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Indeterminate after reset CH1F 0 CH1IE 0 R MS1A ELS1B ELS1A TOV1 CH1MAX 0 0 0 0 0 0 0 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 2 Bit 1 Bit 0 Indeterminate after reset Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Indeterminate after reset R = Reserved General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The two TIMB channels are programmable independently as input capture or output compare channels. 12.4.1 TIMB Counter Prescaler The TIMB clock source can be one of the seven prescaler outputs or the TIMB clock pin, PTE0/TCLKB. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PS[2:0], in the TIMB status and control register select the TIMB clock source. 12.4.2 Input Capture An input capture function has three basic parts: edge select logic, an input capture latch, and a 16-bit counter. Two 8-bit registers, which make up the 16-bit input capture register, are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The polarity of the active edge is programmable. The level transition which triggers the counter transfer is defined by the corresponding input edge bits (ELSxB and ELSxA in TBSC0 through TBSC1 control registers with x referring to the active channel number). When an active edge occurs on the pin of an input capture channel, the TIMB latches the contents of the TIMB counter into the TIMB channel registers, TCHxH-TCHxL. Input captures can generate TIMB CPU interrupt requests. Software can determine that an input capture event has occurred by enabling input capture interrupts or by polling the status flag bit. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Figure 12-1 shows the TIMB structure. The central component of the TIMB is the 16-bit TIMB counter that can operate as a free-running counter or a modulo up-counter. The TIMB counter provides the timing reference for the input capture and output compare functions. The TIMB counter modulo registers, TBMODH-TBMODL, control the modulo value of the TIMB counter. Software can read the TIMB counter value at any time without affecting the counting sequence. A G R E E M E N T 12.4 Functional Description R E Q U I R E D Timer Interface (TIMB) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) The result obtained by an input capture will be two more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. The free-running counter contents are transferred to the TIMB channel status and control register (TBCHxH-TBCHxL, see 12.9.5 TIMB Channel Registers) on each proper signal transition regardless of whether the TIMB channel flag (CH0F-CH1F in TBSC0-TBSC1 registers) is set or clear. When the status flag is set, a CPU interrupt is generated if enabled. The value of the count latched or "captured" is the time of the event. Because this value is stored in the input capture register 2 bus cycles after the actual event occurs, user software can respond to this event at a later time and determine the actual time of the event. However, this must be done prior to another input capture on the same pin; otherwise, the previous time value will be lost. By recording the times for successive edges on an incoming signal, software can determine the period and/or pulse width of the signal. To measure a period, two successive edges of the same polarity are captured. To measure a pulse width, two alternate polarity edges are captured. Software should track the overflows at the 16-bit module counter to extend its range. Another use for the input capture function is to establish a time reference. In this case, an input capture function is used in conjunction with an output compare function. For example, to activate an output signal a specified number of clock cycles after detecting an input event (edge), use the input capture function to record the time at which the edge occurred. A number corresponding to the desired delay is added to this captured value and stored to an output compare register (see 12.9.5 TIMB Channel Registers). Because both input captures and output compares are referenced to the same 16-bit modulo counter, the delay can be controlled to the resolution of the counter independent of software latencies. Reset does not affect the contents of the input capture channel register (TBCHxH-TBCHxL). General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 12.4.3.1 Unbuffered Output Compare Any output compare channel can generate unbuffered output compare pulses as described in 12.4.3 Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIMB channel registers. An unsynchronized write to the TIMB channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIMB overflow interrupt routine to write a new, smaller output compare value may cause the compare to be missed. The TIMB may pass the new value before it is written. Use the following methods to synchronize unbuffered changes in the output compare value on channel x: * When changing to a smaller value, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current output compare pulse. The interrupt routine has until the end of the counter overflow period to write the new value. * When changing to a larger output compare value, enable channel x TIMB overflow interrupts and write the new value in the TIMB overflow interrupt routine. The TIMB overflow interrupt occurs at the end of the current counter overflow period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same counter overflow period. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T With the output compare function, the TIMB can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIMB can set, clear, or toggle the channel pin. Output compares can generate TIMB CPU interrupt requests. N O N - D I S C L O S U R E 12.4.3 Output Compare R E Q U I R E D Timer Interface (TIMB) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) 12.4.3.2 Buffered Output Compare Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the PTE1/TCH0B pin. The TIMB channel registers of the linked pair alternately control the output. Setting the MS0B bit in TIMB channel 0 status and control register (TBSC0) links channel 0 and channel 1. The output compare value in the TIMB channel 0 registers initially controls the output on the PTE1/TCH0B pin. Writing to the TIMB channel 1 registers enables the TIMB channel 1 registers to synchronously control the output after the TIMB overflows. At each subsequent overflow, the TIMB channel registers (0 or 1) that control the output are the ones written to last. TSC0 controls and monitors the buffered output compare function, and TIMB channel 1 status and control register (TBSC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE2/TCH1B, is available as a general-purpose I/O pin. NOTE: Channels 2 and 3 and channels 4 and 5 can be linked to operate as specified above. In buffered output compare operation, do not write new output compare values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered output compares. 12.4.4 Pulse Width Modulation (PWM) By using the toggle-on-overflow feature with an output compare channel, the TIMB can generate a PWM signal. The value in the TIMB counter modulo registers determines the period of the PWM signal. The channel pin toggles when the counter reaches the value in the TIMB counter modulo registers. The time between overflows is the period of the PWM signal. As Figure 12-2 shows, the output compare value in the TIMB channel registers determines the pulse width of the PWM signal. The time between overflow and output compare is the pulse width. Program the TIMB to clear the channel pin on output compare if the state of the PWM General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. pulse is logic 1. Program the TIMB to set the pin if the state of the PWM pulse is logic 0. OVERFLOW OVERFLOW OVERFLOW PERIOD OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE Figure 12-2. PWM Period and Pulse Width The value in the TIMB counter modulo registers and the selected prescaler output determines the frequency of the PWM output. The frequency of an 8-bit PWM signal is variable in 256 increments. Writing $00FF (255) to the TIMB counter modulo registers produces a PWM period of 256 times the internal bus clock period if the prescaler select value is $000 (see 12.9.1 TIMB Status and Control Register). The value in the TIMB channel registers determines the pulse width of the PWM output. The pulse width of an 8-bit PWM signal is variable in 256 increments. Writing $0080 (128) to the TIMB channel registers produces a duty cycle of 128/256 or 50%. 12.4.4.1 Unbuffered PWM Signal Generation Any output compare channel can generate unbuffered PWM pulses as described in 12.4.4 Pulse Width Modulation (PWM). The pulses are unbuffered because changing the pulse width requires writing the new pulse width value over the value currently in the TIMB channel registers. An unsynchronized write to the TIMB channel registers to change a pulse width value could cause incorrect operation for up to two PWM periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that PWM period. Also, using a TIMB overflow interrupt MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T PTEx/TCHx N O N - D I S C L O S U R E Freescale Semiconductor, Inc... PULSE WIDTH R E Q U I R E D Timer Interface (TIMB) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) routine to write a new, smaller pulse width value may cause the compare to be missed. The TIMB may pass the new value before it is written to the TIMB channel registers. Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel x: NOTE: * When changing to a shorter pulse width, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current pulse. The interrupt routine has until the end of the PWM period to write the new value. * When changing to a longer pulse width, enable channel x TIMB overflow interrupts and write the new value in the TIMB overflow interrupt routine. The TIMB overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period. In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value. 12.4.4.2 Buffered PWM Signal Generation Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the PTE1/TCH0B pin. The TIMB channel registers of the linked pair alternately control the pulse width of the output. Setting the MS0B bit in TIMB channel 0 status and control register (TBSC0) links channel 0 and channel 1. The TIMB channel 0 registers initially control the pulse width on the PTE1/TCH0B pin. Writing to the TIMB channel 1 registers enables the TIMB channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIMB channel registers (0 or 1) that control the pulse width are the ones written to last. TBSC0 General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. controls and monitors the buffered PWM function, and TIMB channel 1 status and control register (TBSC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE2/TCH1B, is available as a general-purpose I/O pin. In buffered PWM signal generation, do not write new pulse width values to the currently active channel registers. Writing to the active channel registers is the same as generating unbuffered PWM signals. To ensure correct operation when generating unbuffered or buffered PWM signals, use the following initialization procedure: 1. In the TIMB status and control register (TBSC): a. Stop the TIMB counter by setting the TIMB stop bit, TSTOP. b. Reset the TIMB counter by setting the TIMB reset bit, TRST. 2. In the TIMB counter modulo registers (TBMODH-TBMODL), write the value for the required PWM period. 3. In the TIMB channel x registers (TBCHxH-TBCHxL), write the value for the required pulse width. 4. In TIMB channel x status and control register (TBSCx): a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits, MSxB-MSxA. (See Table 12-3.) b. Write 1 to the toggle-on-overflow bit, TOVx. c. NOTE: Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB-ELSxA. The output action on compare must force the output to the complement of the pulse width level. (See Table 12-3.) In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to selfcorrect in the event of software error or noise. Toggling on output MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 12.4.4.3 PWM Initialization N O N - D I S C L O S U R E Freescale Semiconductor, Inc... NOTE: R E Q U I R E D Timer Interface (TIMB) Functional Description Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMB) compare can also cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value. 5. In the TIMB status control register (TBSC), clear the TIMB stop bit, TSTOP. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Setting MS0B links channels 0 and 1 and configures them for buffered PWM operation. The TIMB channel 0 registers (TBCH0H-TBCH0L) initially control the buffered PWM output. TIMB status control register 0 (TBSC0) controls and monitors the PWM signal from the linked channels. MS0B takes priority over MS0A. Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on TIMB overflows. Subsequent output compares try to force the output to a state it is already in and have no effect. The result is a 0% duty cycle output. Setting the channel x maximum duty cycle bit (CHxMAX) and clearing the TOVx bit generates a 100% duty cycle output. (See 12.9.4 TIMB Channel Status and Control Registers.) 12.5 Interrupts The following TIMB sources can generate interrupt requests: * TIMB overflow flag (TOF) -- The TOF bit is set when the TIMB counter value rolls over to $0000 after matching the value in the TIMB counter modulo registers. The TIMB overflow interrupt enable bit, TOIE, enables TIMB overflow CPU interrupt requests. TOF and TOIE are in the TIMB status and control register. * TIMB channel flags (CH1F-CH0F) -- The CHxF bit is set when an input capture or output compare occurs on channel x. Channel x TIMB CPU interrupt requests are controlled by the channel x interrupt enable bit, CHxIE. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... The TIMB remains active after the execution of a WAIT instruction. In wait mode, the TIMB registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIMB can bring the MCU out of wait mode. If TIMB functions are not required during wait mode, reduce power consumption by stopping the TIMB before executing the WAIT instruction. 12.7 TIMB During Break Interrupts A break interrupt stops the TIMB counter and inhibits input captures. The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See 7.7.4 SIM Break Flag Control Register.) To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The WAIT instruction puts the MCU in low-power standby mode. N O N - D I S C L O S U R E 12.6 Wait Mode R E Q U I R E D Timer Interface (TIMB) Wait Mode Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) 12.8 I/O Signals Port E shares three of its pins with the TIMB. PTE0/TCLKB is an external clock input to the TIMB prescaler. The two TIMB channel I/O pins are PTE1/TCH0B and PTE2/TCH1B. 12.8.1 TIMB Clock Pin (PTE0/TCLKB) PTE0/TCLKB is an external clock input that can be the clock source for the TIMB counter instead of the prescaled internal bus clock. Select the PTE0/TCLKB input by writing logic 1s to the three prescaler select bits, PS[2:0]. (See 12.9.1 TIMB Status and Control Register.) The minimum TCLK pulse width, TCLKLMIN or TCLKHMIN, is: 1 ------------------------------------- + tSU bus frequency The maximum TCLK frequency is the least: 4 MHz or bus frequency / 2. PTE0/TCLKB is available as a general-purpose I/O pin or ADC channel when not used as the TIMB clock input. When the PTE0/TCLKB pin is the TIMB clock input, it is an input regardless of the state of the DDRE0 bit in data direction register E. 12.8.2 TIMB Channel I/O Pins (PTE1/TCH0B-PTE2/TCH1B) Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. PTE1/TCH0B and PTE2/TCH1B can be configured as buffered output compare or buffered PWM pins. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 12.9 I/O Registers TIMB status and control register (TBSC) * TIMB control registers (TBCNTH-TBCNTL) * TIMB counter modulo registers (TBMODH-TBMODL) * TIMB channel status and control registers (TBSC0 and TBSC1) * TIMB channel registers (TBCH0H-TBCH0L, TBCH1H-TBCH1L) A G R E E M E N T * 12.9.1 TIMB Status and Control Register The TIMB status and control register: * Enables TIMB overflow interrupts * Flags TIMB overflows * Stops the TIMB counter * Resets the TIMB counter * Prescales the TIMB counter clock N O N - D I S C L O S U R E Freescale Semiconductor, Inc... These I/O registers control and monitor TIMB operation: R E Q U I R E D Timer Interface (TIMB) I/O Registers MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMB) Address: $0051 Bit 7 Read: 6 5 TOIE TSTOP TOF Write: 0 Reset: 0 R 0 1 4 3 0 0 TRST R 0 0 2 1 Bit 0 PS2 PS1 PS0 0 0 0 = Reserved A G R E E M E N T TOIE -- TIMB Overflow Interrupt Enable Bit Freescale Semiconductor, Inc... TOF -- TIMB Overflow Flag Bit N O N - D I S C L O S U R E Figure 12-3. TIMB Status and Control Register (TBSC) This read/write flag is set when the TIMB counter resets to $0000 after reaching the modulo value programmed in the TIMB counter modulo registers. Clear TOF by reading the TIMB status and control register when TOF is set and then writing a logic 0 to TOF. If another TIMB overflow occurs before the clearing sequence is complete, then writing logic 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a logic 1 to TOF has no effect. 1 = TIMB counter has reached modulo value 0 = TIMB counter has not reached modulo value This read/write bit enables TIMB overflow interrupts when the TOF bit becomes set. Reset clears the TOIE bit. 1 = TIMB overflow interrupts enabled 0 = TIMB overflow interrupts disabled TSTOP -- TIMB Stop Bit This read/write bit stops the TIMB counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMB counter until software clears the TSTOP bit. 1 = TIMB counter stopped 0 = TIMB counter active NOTE: Do not set the TSTOP bit before entering wait mode if the TIMB is required to exit wait mode. Also, when the TSTOP bit is set and the timer is configured for input capture operation, input captures are inhibited until TSTOP is cleared. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. NOTE: Setting the TSTOP and TRST bits simultaneously stops the TIMB counter at a value of $0000. PS[2:0] -- Prescaler Select Bits These read/write bits select either the PTE0/TCLKB pin or one of the seven prescaler outputs as the input to the TIMB counter as Table 12-2 shows. Reset clears the PS[2:0] bits. Table 12-2. Prescaler Selection PS[2:0] TIMB Clock Source 000 Internal Bus Clock /1 001 Internal Bus Clock / 2 010 Internal Bus Clock / 4 011 Internal Bus Clock / 8 100 Internal Bus Clock / 16 101 Internal Bus Clock / 32 110 Internal Bus Clock / 64 111 PTD6/ATD14/TCLK MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Setting this write-only bit resets the TIMB counter and the TIMB prescaler. Setting TRST has no effect on any other registers. Counting resumes from $0000. TRST is cleared automatically after the TIMB counter is reset and always reads as logic 0. Reset clears the TRST bit. 1 = Prescaler and TIMB counter cleared 0 = No effect N O N - D I S C L O S U R E TRST -- TIMB Reset Bit R E Q U I R E D Timer Interface (TIMB) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMB) 12.9.2 TIMB Counter Registers The two read-only TIMB counter registers contain the high and low bytes of the value in the TIMB counter. Reading the high byte (TBCNTH) latches the contents of the low byte (TBCNTL) into a buffer. Subsequent reads of TBCNTH do not affect the latched TBCNTL value until TBCNTL is read. Reset clears the TIMB counter registers. Setting the TIMB reset bit (TRST) also clears the TIMB counter registers. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T NOTE: If TBCNTH is read during a break interrupt, be sure to unlatch TBCNTL by reading TBCNTL before exiting the break interrupt. Otherwise, TBCNTL retains the value latched during the break. Register Name and Address: TBCNTH -- $0052 Bit 7 6 5 4 3 2 1 Bit 0 Read: BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 Register Name and Address: TBCNTL -- $0053 Bit 7 6 5 4 3 2 1 Bit 0 Read: BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 12-4. TIMB Counter Registers (TBCNTH and TBCNTL) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 12.9.3 TIMB Counter Modulo Registers The read/write TIMB modulo registers contain the modulo value for the TIMB counter. When the TIMB counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIMB counter resumes counting from $0000 at the next clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written. Reset sets the TIMB counter modulo registers. R E Q U I R E D Timer Interface (TIMB) I/O Registers 6 5 4 3 2 1 Bit 0 BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 1 1 1 1 1 1 1 1 Read: Write: Reset: Register Name and Address: TBMODL -- $0055 Bit 7 6 5 4 3 2 1 Bit 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 1 1 1 1 1 1 1 1 Read: Write: Reset: Figure 12-5. TIMB Counter Modulo Registers (TMODH and TMODL) NOTE: Reset the TIMB counter before writing to the TIMB counter modulo registers. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Bit 7 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Register Name and Address: TBMODH -- $0054 Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) 12.9.4 TIMB Channel Status and Control Registers Each of the TIMB channel status and control registers: * Flags input captures and output compares * Enables input capture and output compare interrupts * Selects input capture, output compare, or PWM operation * Selects high, low, or toggling output on output compare * Selects rising edge, falling edge, or any edge as the active input capture trigger * Selects output toggling on TIMB overflow * Selects 100% PWM duty cycle * Selects buffered or unbuffered output compare/PWM operation Register Name and Address: TBSC0 -- $0056 Bit 7 Read: CH0F Write: 0 Reset: 0 6 5 4 3 2 1 Bit 0 CH0IE MS0B MS0A ELS0B ELS0A TOV0 CH0MAX 0 0 0 0 0 0 0 4 3 2 1 Bit 0 MS1A ELS1B ELS1A TOV1 CH1MAX 0 0 0 0 0 Register Name and Address: TBSC1 -- $0059 Bit 7 Read: 6 CH1F 5 0 CH1IE Write: 0 Reset: 0 R R 0 0 = Reserved Figure 12-6. TIMB Channel Status and Control Registers (TBSC0-TBSC1) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. When CHxIE = 0, clear CHxF by reading TIMB channel x status and control register with CHxF set, and then writing a logic 0 to CHxF. If another interrupt request occurs before the clearing sequence is complete, then writing logic 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of CHxF. Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect. 1 = Input capture or output compare on channel x 0 = No input capture or output compare on channel x CHxIE -- Channel x Interrupt Enable Bit This read/write bit enables TIMB CPU interrupts on channel x. Reset clears the CHxIE bit. 1 = Channel x CPU interrupt requests enabled 0 = Channel x CPU interrupt requests disabled MSxB -- Mode Select Bit B This read/write bit selects buffered output compare/PWM operation. MSxB exists only in the TIMB channel 0. Setting MS0B disables the channel 1 status and control register and reverts TCH1B to general-purpose I/O. Reset clears the MSxB bit. 1 = Buffered output compare/PWM operation enabled 0 = Buffered output compare/PWM operation disabled MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIMB counter registers matches the value in the TIMB channel x registers. A G R E E M E N T CHxF -- Channel x Flag Bit R E Q U I R E D Timer Interface (TIMB) I/O Registers Freescale Semiconductor, Inc. MSxA -- Mode Select Bit A When ELSxB:A 00, this read/write bit selects either input capture operation or unbuffered output compare/PWM operation. (See Table 12-3.) 1 = Unbuffered output compare/PWM operation 0 = Input capture operation When ELSxB:A = 00, this read/write bit selects the initial output level of the TCHx pin once PWM, input capture, or output compare operation is enabled. (See Table 12-3.). Reset clears the MSxA bit. 1 = Initial output level low 0 = Initial output level high NOTE: Before changing a channel function by writing to the MSxB or MSxA bit, set the TSTOP and TRST bits in the TIMB status and control register (TBSC). ELSxB and ELSxA -- Edge/Level Select Bits When channel x is an input capture channel, these read/write bits control the active edge-sensing logic on channel x. When channel x is an output compare channel, ELSxB and ELSxA control the channel x output behavior when an output compare occurs. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) When ELSxB and ELSxA are both clear, channel x is not connected to port E, and pin PTEx/TCHxB is available as a general-purpose I/O pin. However, channel x is at a state determined by these bits and becomes transparent to the respective pin when PWM, input capture, or output compare mode is enabled. Table 12-3 shows how ELSxB and ELSxA work. Reset clears the ELSxB and ELSxA bits. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Table 12-3. Mode, Edge, and Level Selection X0 00 Mode Freescale Semiconductor, Inc... Output Preset NOTE: X1 00 00 01 00 10 00 11 01 01 01 10 01 11 1X 01 1X 10 1X 11 Configuration Pin under Port Control; Initialize Timer Output Level High Pin under Port Control; Initialize Timer Output Level Low Capture on Rising Edge Only Input Capture Capture on Falling Edge Only Capture on Rising or Falling Edge Output Compare or PWM Buffered Output Compare or Buffered PWM Toggle Output on Compare Clear Output on Compare Set Output on Compare Toggle Output on Compare Clear Output on Compare Set Output on Compare Before enabling a TIMB channel register for input capture operation, make sure that the PTEx/TBCHx pin or PTFx/TBCHx pin is stable for at least two bus clocks. TOVx -- Toggle-On-Overflow Bit When channel x is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIMB counter overflows. When channel x is an input capture channel, TOVx has no effect. Reset clears the TOVx bit. 1 = Channel x pin toggles on TIMB counter overflow. 0 = Channel x pin does not toggle on TIMB counter overflow. NOTE: When TOVx is set, a TIMB counter overflow takes precedence over a channel x output compare if both occur at the same time. MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T ELSxB:ELSxA N O N - D I S C L O S U R E MSxB:MSxA R E Q U I R E D Timer Interface (TIMB) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Timer Interface (TIMB) CHxMAX -- Channel x Maximum Duty Cycle Bit When the TOVx bit is at logic 0, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to 100%. As Figure 12-7 shows, the CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T OVERFLOW OVERFLOW OVERFLOW OVERFLOW OVERFLOW PERIOD PTEx/TCHx OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE OUTPUT COMPARE CHxMAX TOVx Figure 12-7. CHxMAX Latency 12.9.5 TIMB Channel Registers These read/write registers contain the captured TIMB counter value of the input capture function or the output compare value of the output compare function. The state of the TIMB channel registers after reset is unknown. In input capture mode (MSxB-MSxA = 0:0), reading the high byte of the TIMB channel x registers (TBCHxH) inhibits input captures until the low byte (TBCHxL) is read. In output compare mode (MSxB-MSxA 0:0), writing to the high byte of the TIMB channel x registers (TBCHxH) inhibits output compares until the low byte (TBCHxL) is written. General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 6 5 4 3 2 1 Bit 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Read: Write: Reset: Indeterminate after Reset Freescale Semiconductor, Inc... Register Name and Address: TBCH0L -- $0058 Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Read: Write: Reset: Indeterminate after Reset Register Name and Address: TBCH1H -- $005A Bit 7 6 5 4 3 2 1 Bit 0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Read: Write: Reset: Indeterminate after Reset Register Name and Address: TBCH1L -- $005B Bit 7 6 5 4 3 2 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Read: Write: Reset: Indeterminate after Reset Figure 12-8. TIMB Channel Registers (TBCH0H/L-TBCH1H/L) MC68HC908MR24 -- Rev. 1.0 General Release Specification Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Bit 7 N O N - D I S C L O S U R E Register Name and Address: TBCH0H -- $0057 R E Q U I R E D Timer Interface (TIMB) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Timer Interface (TIMB) General Release Specification MC68HC908MR24 -- Rev. 1.0 Timer Interface (TIMB) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 13.1 Contents 13.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262 13.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .262 13.4 Pin Name Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .263 13.5 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .264 13.5.1 Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .265 13.5.2 Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .267 13.6 Transmission Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .268 13.6.1 Clock Phase and Polarity Controls . . . . . . . . . . . . . . . . . .268 13.6.2 Transmission Format When CPHA = 0 . . . . . . . . . . . . . . .268 13.6.3 Transmission Format When CPHA = 1 . . . . . . . . . . . . . . .270 13.6.4 Transmission Initiation Latency . . . . . . . . . . . . . . . . . . . . .271 13.7 Queuing Transmission Data . . . . . . . . . . . . . . . . . . . . . . . . . .273 13.8 Error Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274 13.8.1 Overflow Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .274 13.8.2 Mode Fault Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .278 13.9 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .280 13.10 Resetting the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .282 13.11 Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283 13.12 SPI During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . .283 13.13 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .284 13.13.1 MISO (Master In/Slave Out) . . . . . . . . . . . . . . . . . . . . . . .284 13.13.2 MOSI (Master Out/Slave In) . . . . . . . . . . . . . . . . . . . . . . .285 13.13.3 SPSCK (Serial Clock) . . . . . . . . . . . . . . . . . . . . . . . . . . . .285 13.13.4 SS (Slave Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .285 13.13.5 CGND (Clock Ground) . . . . . . . . . . . . . . . . . . . . . . . . . . .287 13.14 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .287 13.14.1 SPI Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .288 13.14.2 SPI Status and Control Register . . . . . . . . . . . . . . . . . . . .290 13.14.3 SPI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .294 MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 13. Serial Peripheral Interface Module (SPI) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 13.2 Introduction The SCI allows full-duplex, synchronous, serial communications with peripheral devices. 13.3 Features Features of the SPI module include: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) NOTE: * Full-duplex operation * Master and slave modes * Double-buffered operation with separate transmit and receive registers * Four master mode frequencies (maximum = bus frequency / 2) * Maximum slave mode frequency = bus frequency * Clock ground for reduced radio frequency (RF) interference * Serial clock with programmable polarity and phase * Two separately enabled interrupts with DMA or CPU service: - SPRF (SPI receiver full) - SPTE (SPI transmitter empty) * Mode fault error flag with cpu interrupt capability * Overflow error flag with cpu interrupt capability * Programmable wired-OR mode * I2C (inter-integrated circuit) compatibility References to functions of the DMA (direct memory access module) are valid only if the MCU has a DMA module. If the MCU has no DMA module, all DMA-related I/O register bits should be left in their reset state for proper MCU operation. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 13.4 Pin Name Conventions * SS, slave select * SPSCK, SPI serial clock * CGND, clock ground * MOSI, master out slave in * MISO, master in slave out SPI pins are shared by parallel I/O ports or have alternate functions. The full name of an SPI pin reflects the name of the shared port pin or the name of an alternate pin function. The generic pin names appear in the text that follows. Table 13-1 shows the full names of the SPI I/O pins. Table 13-1. Pin Name Conventions Generic pin names: MISO Full pin names: PTF3/MISO MOSI PTF2/MOSI SPSCK SS CGND PTF0/SPSCK PTF1/SS CGND/EVSS N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The generic names of the SPI I/O pins are: A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) Pin Name Conventions MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) 13.5 Functional Description Figure 13-1 shows the structure of the SPI module and Figure 13-2 shows the locations and contents of the SPI I/O registers. INTERNAL BUS TRANSMIT DATA REGISTER CGMOUT 2 (FROM SIM) SHIFT REGISTER 7 6 5 4 3 2 1 MISO 0 /2 CLOCK DIVIDER MOSI /8 RECEIVE DATA REGISTER / 32 PIN CONTROL LOGIC / 128 SPMSTR SPE CLOCK SELECT SPSCK M CLOCK LOGIC S SS SPR1 SPR0 SPMSTR TRANSMITTER DMA SERVICE REQUEST MODFEN TRANSMITTER CPU INTERRUPT REQUEST RECEIVER DMA SERVICE REQUEST CPHA CPOL SPWOM ERRIE SPI CONTROL SPTIE SPRIE RECEIVER/ERROR CPU INTERRUPT REQUEST DMAS SPE SPRF SPTE OVRF MODF Figure 13-1. SPI Module Block Diagram General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Bit 7 6 5 4 3 2 1 Bit 0 DMAS SPMSTR CPOL CPHA SPWOM SPE SPTIE 0 1 0 1 0 0 0 OVRF MODF SPTE MODFEN SPR1 SPR0 R R R Read: $0044 SPRIE SPI Control Register Write: (SPCR) Reset: 0 Read: Freescale Semiconductor, Inc... $0045 SPI Status and Control Register Write: (SPSCR) Reset: Read: $0046 SPI Data Register Write: (SPDR) Reset: SPRF ERRIE R 0 0 0 0 1 0 0 0 R7 R6 R5 R4 R3 R2 R1 R0 T7 T6 T5 T4 T3 T2 T1 T0 Unaffected by reset R = Reserved Figure 13-2. SPI I/O Register Summary The SPI module allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs. Software can poll the SPI status flags or SPI operation can be interruptdriven. All SPI interrupts can be serviced by the CPU, and the transmitter empty (SPTE) and receiver full (SPRF) flags can also be configured for DMA service. During DMA transmissions, the DMA fetches data from memory for the SPI to transmit and/or the DMA stores received data in memory. The following paragraphs describe the operation of the SPI module. 13.5.1 Master Mode The SPI operates in master mode when the SPI master bit, SPMSTR, is set. NOTE: Configure the SPI modules as master or slave before enabling them. Enable the master SPI before enabling the slave SPI. Disable the slave SPI before disabling the master SPI. (See 13.14.1 SPI Control Register.) MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Serial Peripheral Interface Module (SPI) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) Only a master SPI module can initiate transmissions. Software begins the transmission from a master SPI module by writing to the transmit data register. If the shift register is empty, the byte immediately transfers to the shift register, setting the SPI transmitter empty bit, SPTE. The byte begins shifting out on the MOSI pin under the control of the serial clock. See Figure 13-3. The SPR1 and SPR0 bits control the baud rate generator and determine the speed of the shift register. (See 13.14.2 SPI Status and Control Register.) Through the SPSCK pin, the baud rate generator of the master also controls the shift register of the slave peripheral. As the byte shifts out on the MOSI pin of the master, another byte shifts in from the slave on the master's MISO pin. The transmission ends when the receiver full bit, SPRF, becomes set. At the same time that SPRF becomes set, the byte from the slave transfers to the receive data register. In normal operation, SPRF signals the end of a transmission. Software clears SPRF by reading the SPI status and control register with SPRF set and then reading the SPI data register. Writing to the SPI data register clears the SPTE bit. When the DMAS bit is set, the SPI status and control register does not have to be read to clear the SPRF bit. A read of the SPI data register by either the CPU or the DMA clears the SPRF bit. A write to the SPI data register by the CPU or by the DMA clears the SPTE bit. MASTER MCU SHIFT REGISTER SLAVE MCU MISO MISO MOSI MOSI SPSCK BAUD RATE GENERATOR SS SHIFT REGISTER SPSCK VDD SS Figure 13-3. Full-Duplex Master-Slave Connections General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... In a slave SPI module, data enters the shift register under the control of the serial clock from the master SPI module. After a byte enters the shift register of a slave SPI, it transfers to the receive data register, and the SPRF bit is set. To prevent an overflow condition, slave software then must read the receive data register before another full byte enters the shift register. The maximum frequency of the SPSCK for an SPI configured as a slave is the bus clock speed (which is twice as fast as the fastest master SPSCK clock that can be generated). The frequency of the SPSCK for an SPI configured as a slave does not have to correspond to any SPI baud rate. The baud rate only controls the speed of the SPSCK generated by an SPI configured as a master. Therefore, the frequency of the SPSCK for an SPI configured as a slave can be any frequency less than or equal to the bus speed. When the master SPI starts a transmission, the data in the slave shift register begins shifting out on the MISO pin. The slave can load its shift register with a new byte for the next transmission by writing to its transmit data register. The slave must write to its transmit data register at least one bus cycle before the master starts the next transmission. Otherwise, the byte already in the slave shift register shifts out on the MISO pin. Data written to the slave shift register during a transmission remains in a buffer until the end of the transmission. When the clock phase bit (CPHA) is set, the first edge of SPSCK starts a transmission. When CPHA is clear, the falling edge of SS starts a transmission. (See 13.6 Transmission Formats.) NOTE: SPSCK must be in the proper idle state before the slave is enabled to prevent SPSCK from appearing as a clock edge. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The SPI operates in slave mode when the SPMSTR bit is clear. In slave mode the SPSCK pin is the input for the serial clock from the master MCU. Before a data transmission occurs, the SS pin of the slave SPI must be at logic 0. SS must remain low until the transmission is complete. (See 13.8.2 Mode Fault Error.) N O N - D I S C L O S U R E 13.5.2 Slave Mode R E Q U I R E D Serial Peripheral Interface Module (SPI) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) 13.6 Transmission Formats During an SPI transmission, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock synchronizes shifting and sampling on the two serial data lines. A slave select line allows selection of an individual slave SPI device; slave devices that are not selected do not interfere with SPI bus activities. On a master SPI device, the slave select line can optionally be used to indicate multiplemaster bus contention. 13.6.1 Clock Phase and Polarity Controls Software can select any of four combinations of serial clock (SPSCK) phase and polarity using two bits in the SPI control register (SPCR). The clock polarity is specified by the CPOL control bit, which selects an active high or low clock and has no significant effect on the transmission format. The clock phase (CPHA) control bit selects one of two fundamentally different transmission formats. The clock phase and polarity should be identical for the master SPI device and the communicating slave device. In some cases, the phase and polarity are changed between transmissions to allow a master device to communicate with peripheral slaves having different requirements. NOTE: Before writing to the CPOL bit or the CPHA bit, disable the SPI by clearing the SPI enable bit (SPE) . 13.6.2 Transmission Format When CPHA = 0 Figure 13-4 shows an SPI transmission in which CPHA is logic 0. The figure should not be used as a replacement for data sheet parametric information.Two waveforms are shown for SPSCK: one for CPOL = 0 and another for CPOL = 1. The diagram may be interpreted as a master or slave timing diagram since the serial clock (SPSCK), master in/slave out (MISO), and master out/slave in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master. The SS line General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SPSCK CYCLE # FOR REFERENCE 1 2 3 4 5 6 7 8 MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB SPSCK, CPOL = 0 SPSCK, CPOL = 1 MOSI FROM MASTER MISO FROM SLAVE MSB SS, TO SLAVE R E Q U I R E D A G R E E M E N T is the slave select input to the slave. The slave SPI drives its MISO output only when its slave select input (SS) is at logic 0, so that only the selected slave drives to the master. The SS pin of the master is not shown but is assumed to be inactive. The SS pin of the master must be high or must be reconfigured as general-purpose I/O not affecting the SPI. (See 13.8.2 Mode Fault Error.) When CPHA = 0, the first SPSCK edge is the MSB capture strobe. Therefore, the slave must begin driving its data before the first SPSCK edge, and a falling edge on the SS pin is used to start the slave data transmission. The slave's SS pin must be toggled back to high and then low again between each byte transmitted as shown in Figure 13-5. CAPTURE STROBE Figure 13-4. Transmission Format (CPHA = 0) MISO/MOSI BYTE 1 BYTE 2 BYTE 3 MASTER SS SLAVE SS CPHA = 0 SLAVE SS CPHA = 1 Figure 13-5. CPHA/SS Timing When CPHA = 0 for a slave, the falling edge of SS indicates the beginning of the transmission. This causes the SPI to leave its idle state and begin driving the MISO pin with the MSB of its data. Once the transmission begins, no new data is allowed into the shift register from the transmit data register. Therefore, the SPI data register of the slave MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Serial Peripheral Interface Module (SPI) Transmission Formats Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) must be loaded with transmit data before the falling edge of SS. Any data written after the falling edge is stored in the transmit data register and transferred to the shift register after the current transmission. 13.6.3 Transmission Format When CPHA = 1 Figure 13-6 shows an SPI transmission in which CPHA is logic 1. The figure should not be used as a replacement for data sheet parametric information. Two waveforms are shown for SPSCK: one for CPOL = 0 and another for CPOL = 1. The diagram may be interpreted as a master or slave timing diagram since the serial clock (SPSCK), master in/slave out (MISO), and master out/slave in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master. The SS line is the slave select input to the slave. The slave SPI drives its MISO output only when its slave select input (SS) is at logic 0, so that only the selected slave drives to the master. The SS pin of the master is not shown but is assumed to be inactive. The SS pin of the master must be high or must be reconfigured as general-purpose I/O not affecting the SPI. (See 13.8.2 Mode Fault Error.) When CPHA = 1, the master begins driving its MOSI pin on the first SPSCK edge. Therefore, the slave uses the first SPSCK edge as a start transmission signal. The SS pin can remain low between transmissions. This format may be preferable in systems having only one master and only one slave driving the MISO data line. SPSCK CYCLE # FOR REFERENCE 1 2 3 4 5 6 7 8 MOSI FROM MASTER MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB MISO FROM SLAVE MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 SPSCK, CPOL = 0 SPSCK, CPOL =1 LSB SS, TO SLAVE CAPTURE STROBE Figure 13-6. Transmission Format (CPHA = 1) General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. When the SPI is configured as a master (SPMSTR = 1), writing to the SPDR starts a transmission. CPHA has no effect on the delay to the start of the transmission, but it does affect the initial state of the SPSCK signal. When CPHA = 0, the SPSCK signal remains inactive for the first half of the first SPSCK cycle. When CPHA = 1, the first SPSCK cycle begins with an edge on the SPSCK line from its inactive to its active level. The SPI clock rate (selected by SPR1:SPR0) affects the delay from the write to SPDR and the start of the SPI transmission. (See Figure 13-7.) The internal SPI clock in the master is a free-running derivative of the internal MCU clock. To conserve power, it is enabled only when both the SPE and SPMSTR bits are set. SPSCK edges occur halfway through the low time of the internal MCU clock. Since the SPI clock is free-running, it is uncertain where the write to the SPDR occurs relative to the slower SPSCK. This uncertainty causes the variation in the initiation delay shown in Figure 13-7. This delay is no longer than a single SPI bit time. That is, the maximum delay is two MCU bus cycles for DIV2, eight MCU bus cycles for DIV8, 32 MCU bus cycles for DIV32, and 128 MCU bus cycles for DIV128. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T 13.6.4 Transmission Initiation Latency N O N - D I S C L O S U R E Freescale Semiconductor, Inc... When CPHA = 1 for a slave, the first edge of the SPSCK indicates the beginning of the transmission. This causes the SPI to leave its idle state and begin driving the MISO pin with the MSB of its data. Once the transmission begins, no new data is allowed into the shift register from the transmit data register. Therefore, the SPI data register of the slave must be loaded with transmit data before the first edge of SPSCK. Any data written after the first edge is stored in the transmit data register and transferred to the shift register after the current transmission. R E Q U I R E D Serial Peripheral Interface Module (SPI) Transmission Formats Freescale Semiconductor, Inc. MOSI MSB BIT 6 BIT 5 SPSCK CPHA = 1 SPSCK CPHA = 0 SPSCK CYCLE NUMBER 1 2 3 INITIATION DELAY FROM WRITE SPDR TO TRANSFER BEGIN Freescale Semiconductor, Inc... INITIATION DELAY BUS CLOCK N O N - D I S C L O S U R E WRITE TO SPDR A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) WRITE TO SPDR BUS CLOCK EARLIEST LATEST SPSCK = INTERNAL CLOCK / 2; 2 POSSIBLE START POINTS WRITE TO SPDR BUS CLOCK EARLIEST WRITE TO SPDR SPSCK = INTERNAL CLOCK / 8; 8 POSSIBLE START POINTS LATEST SPSCK = INTERNAL CLOCK / 32; 32 POSSIBLE START POINTS LATEST SPSCK = INTERNAL CLOCK / 128; 128 POSSIBLE START POINTS LATEST BUS CLOCK EARLIEST WRITE TO SPDR BUS CLOCK EARLIEST Figure 13-7. Transmission Start Delay (Master) General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. WRITE TO SPDR SPTE 1 3 2 8 5 10 SPSCK CPHA:CPOL = 1:0 MOSI MSB BIT BIT BIT BIT BIT BIT LSB MSB BIT BIT BIT BIT BIT BIT LSB MSB BIT BIT BIT 6 5 4 3 2 1 6 5 4 3 2 1 6 5 4 BYTE 1 BYTE 2 BYTE 3 SPRF READ SPSCR 9 4 6 11 7 READ SPDR 12 1 CPU WRITES BYTE 1 TO SPDR, CLEARING SPTE BIT. 7 CPU READS SPDR, CLEARING SPRF BIT. 2 BYTE 1 TRANSFERS FROM TRANSMIT DATA REGISTER TO SHIFT REGISTER, SETTING SPTE BIT. 8 CPU WRITES BYTE 3 TO SPDR, QUEUEING BYTE 3 AND CLEARING SPTE BIT. 9 SECOND INCOMING BYTE TRANSFERS FROM SHIFT REGISTER TO RECEIVE DATA REGISTER, SETTING SPRF BIT. 10 BYTE 3 TRANSFERS FROM TRANSMIT DATA REGISTER TO SHIFT REGISTER, SETTING SPTE BIT. 11 CPU READS SPSCR WITH SPRF BIT SET. 3 CPU WRITES BYTE 2 TO SPDR, QUEUEING BYTE 2 AND CLEARING SPTE BIT. 4 FIRST INCOMING BYTE TRANSFERS FROM SHIFT REGISTER TO RECEIVE DATA REGISTER, SETTING SPRF BIT. 5 BYTE 2 TRANSFERS FROM TRANSMIT DATA REGISTER TO SHIFT REGISTER, SETTING SPTE BIT. 6 CPU READS SPSCR WITH SPRF BIT SET. 12 CPU READS SPDR, CLEARING SPRF BIT. Figure 13-8. SPRF/SPTE CPU Interrupt Timing The transmit data buffer allows back-to-back transmissions without the slave precisely timing its writes between transmissions as in a system with a single data buffer. Also, if no new data is written to the data buffer, the last value contained in the shift register is the next data word to be transmitted. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The double-buffered transmit data register allows a data byte to be queued and transmitted. For an SPI configured as a master, a queued data byte is transmitted immediately after the previous transmission has completed. The SPI transmitter empty flag (SPTE) indicates when the transmit data buffer is ready to accept new data. Write to the transmit data register only when the SPTE bit is high. Figure 13-8 shows the timing associated with doing back-to-back transmissions with the SPI (SPSCK has CPHA: CPOL = 1:0). A G R E E M E N T 13.7 Queuing Transmission Data R E Q U I R E D Serial Peripheral Interface Module (SPI) Queuing Transmission Data Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) For an idle master or idle slave that has no data loaded into its transmit buffer, the SPTE is set again no more than two bus cycles after the transmit buffer empties into the shift register. This allows the user to queue up a 16-bit value to send. For an already active slave, the load of the shift register cannot occur until the transmission is completed. This implies that a back-to-back write to the transmit data register is not possible. The SPTE indicates when the next write can occur. 13.8 Error Conditions These flags signal SPI error conditions: * Overflow (OVRF) -- Failing to read the SPI data register before the next full byte enters the shift register sets the OVRF bit. The new byte does not transfer to the receive data register, and the unread byte still can be read. OVRF is in the SPI status and control register. * Mode fault error (MODF) -- The MODF bit indicates that the voltage on the slave select pin (SS) is inconsistent with the mode of the SPI. MODF is in the SPI status and control register. 13.8.1 Overflow Error The overflow flag (OVRF) becomes set if the receive data register still has unread data from a previous transmission when the capture strobe of bit 1 of the next transmission occurs. The bit 1 capture strobe occurs in the middle of SPSCK cycle 7. (See Figure 13-4 and Figure 13-6.) If an overflow occurs, all data received after the overflow and before the OVRF bit is cleared does not transfer to the receive data register and does not set the SPI receiver full bit (SPRF). The unread data that transferred to the receive data register before the overflow occurred can still be read. Therefore, an overflow error always indicates the loss of data. Clear the overflow flag by reading the SPI status and control register and then reading the SPI data register. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. OVRF interrupt requests to the CPU should be enabled when using the DMA to service the SPRF if there is any chance that the overflow condition might occur. (See Figure 13-9.) Even if the DMA clears the SPRF bit, no new data transfers from the shift register to the receive data register with the OVRF bit high. This means that no new SPRF interrupt requests are generated until the CPU clears the OVRF bit. If the CPU reads the data register to clear the OVRF bit, it could clear a pending SPRF service request to the DMA. The overflow service routine may need to disable the DMA and manually recover since an overflow indicates the loss of data. Loss of data may prevent the DMA from reaching its byte count. If your application requires the DMA to bring the MCU out of wait mode, enable the OVRF bit to generate CPU interrupt requests. An overflow condition in wait mode can cause the MCU to hang in wait mode because the DMA cannot reach its byte count. Setting the error interrupt enable bit (ERRIE) in the SPI status and control register enables the OVRF bit to bring the MCU out of wait mode. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T When the DMA is enabled to service the SPRF flag, it clears SPRF when it reads the receive data register. The OVRF bit, however, still requires the 2-step clearing mechanism of reading the flag when it is set and then reading the receive data register. In this way, the DMA cannot directly clear the OVRF. However, if the CPU reads the SPI status and control register with the OVRF bit set, and then the DMA reads the receive data register, the OVRF bit is cleared. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... OVRF generates a receiver/error CPU interrupt request if the error interrupt enable bit (ERRIE) is also set. When the DMAS bit is low, the SPRF, MODF, and OVRF interrupts share the same CPU interrupt vector. When the DMAS bit is high, SPRF generates a receiver DMA service request, and MODF and OVRF can generate a receiver/error CPU interrupt request. (See Figure 13-12.) It is not possible to enable MODF or OVRF individually to generate a receiver/error CPU interrupt request. However, leaving MODFEN low prevents MODF from being set. R E Q U I R E D Serial Peripheral Interface Module (SPI) Error Conditions Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) BYTE 1 SPI RECEIVE COMPLETE BYTE 2 1 BYTE 3 3 BYTE 4 4 BYTE 5 6 SPRF OVRF DMA READ OF SPDR 2 5 1 BYTE 1 TRANSFERS FROM SHIFT REGISTER TO DATA REGISTER, SETTING SPRF BIT. 4 BYTE 3 CAUSES OVERFLOW. BYTE 3 IS LOST. 5 DMA READS BYTE 2, CLEARING SPRF BIT. 2 DMA READS BYTE 1, CLEARING SPRF BIT. 6 3 BYTE 2 TRANSFERS FROM SHIFT REGISTER TO DATA REGISTER, SETTING SPRF BIT. BYTE 4 IS LOST. NO NEW SPRF DMA SERVICE REQUESTS AND NO TRANSFERS TO DATA REGISTER UNTIL OVRF IS CLEARED. Figure 13-9. Overflow Condition with DMA Service of SPRF If the CPU SPRF interrupt is enabled and the OVRF interrupt is not, watch for an overflow condition. Figure 13-10 shows how it is possible to miss an overflow. The first part of Figure 13-10 shows how it is possible to read the SPSCR and SPDR to clear the SPRF without problems. However, as illustrated by the second transmission example, the OVRF bit can be set in between the time that SPSCR and SPDR are read. BYTE 1 BYTE 2 BYTE 3 BYTE 4 1 4 6 8 SPRF OVRF READ SPSCR 2 READ SPDR 5 3 1 BYTE 1 SETS SPRF BIT. 2 CPU READS SPSCR WITH SPRF BIT SET AND OVRF BIT CLEAR. CPU READS BYTE 1 IN SPDR, CLEARING SPRF BIT. BYTE 2 SETS SPRF BIT. 3 4 7 5 CPU READS SPSCR WITH SPRF BIT SET AND OVRF BIT CLEAR. 6 BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST. 7 CPU READS BYTE 2 IN SPDR, CLEARING SPRF BIT, BUT NOT OVRF BIT. 8 BYTE 4 FAILS TO SET SPRF BIT BECAUSE OVRF BIT IS NOT CLEARED. BYTE 4 IS LOST. Figure 13-10. Missed Read of Overflow Condition General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. BYTE 2 5 1 BYTE 3 7 BYTE 4 11 SPRF OVRF READ SPSCR 2 READ SPDR 4 3 1 BYTE 1 SETS SPRF BIT. 2 CPU READS SPSCR WITH SPRF BIT SET AND OVRF BIT CLEAR. CPU READS BYTE 1 IN SPDR, CLEARING SPRF BIT. 3 6 9 8 12 10 14 13 8 CPU READS BYTE 2 IN SPDR, CLEARING SPRF BIT. 9 CPU READS SPSCR AGAIN TO CHECK OVRF BIT. 10 CPU READS BYTE 2 SPDR, CLEARING OVRF BIT. 4 CPU READS SPSCR AGAIN TO CHECK OVRF BIT. 5 BYTE 2 SETS SPRF BIT. 12 CPU READS SPSCR. 6 CPU READS SPSCR WITH SPRF BIT SET AND OVRF BIT CLEAR. 13 CPU READS BYTE 4 IN SPDR, CLEARING SPRF BIT. 7 BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST. 14 CPU READS SPSCR AGAIN TO CHECK OVRF BIT. 11 BYTE 4 SETS SPRF BIT. Figure 13-11. Clearing SPRF When OVRF Interrupt Is Not Enabled MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T BYTE 1 SPI RECEIVE COMPLETE N O N - D I S C L O S U R E Freescale Semiconductor, Inc... In this case, an overflow can easily be missed. Since no more SPRF interrupts can be generated until this OVRF is serviced, it is not obvious that bytes are being lost as more transmissions are completed. To prevent this, either enable the OVRF interrupt or do another read of the SPSCR following the read of the SPDR. This ensures that the OVRF was not set before the SPRF was cleared and that future transmissions can set the SPRF bit. Figure 13-11 illustrates this process. Generally, to avoid this second SPSCR read, enable the OVRF interrupt to the CPU by setting the ERRIE bit. R E Q U I R E D Serial Peripheral Interface Module (SPI) Error Conditions Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) 13.8.2 Mode Fault Error Setting the SPMSTR bit selects master mode and configures the SPSCK and MOSI pins as outputs and the MISO pin as an input. Clearing SPMSTR selects slave mode and configures the SPSCK and MOSI pins as inputs and the MISO pin as an output. The mode fault bit, MODF, becomes set any time the state of the slave select pin, SS, is inconsistent with the mode selected by SPMSTR. To prevent SPI pin contention and damage to the MCU, a mode fault error occurs if: * The SS pin of a slave SPI goes high during a transmission * The SS pin of a master SPI goes low at any time. For the MODF flag to be set, the mode fault error enable bit (MODFEN) must be set. Clearing the MODFEN bit does not clear the MODF flag but does prevent MODF from being set again after MODF is cleared. MODF generates a receiver/error CPU interrupt request if the error interrupt enable bit (ERRIE) is also set. When the DMAS bit is low, the SPRF, MODF, and OVRF interrupts share the same CPU interrupt vector. When the DMAS bit is high, SPRF generates a receiver DMA service request instead of a CPU interrupt request, but MODF and OVRF can generate a receiver/error CPU interrupt request. (See Figure 13-12.) It is not possible to enable MODF or OVRF individually to generate a receiver/error CPU interrupt request. However, leaving MODFEN low prevents MODF from being set. In a master SPI with the mode fault enable bit (MODFEN) set, the mode fault flag (MODF) is set if SS goes to logic 0. A mode fault in a master SPI causes the following events to occur: * If ERRIE = 1, the SPI generates an SPI receiver/error CPU interrupt request. * The SPE bit is cleared. * The SPTE bit is set. * The SPI state counter is cleared. * The data direction register of the shared I/O port regains control of port drivers. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. When configured as a slave (SPMSTR = 0), the MODF flag is set if SS goes high during a transmission. When CPHA = 0, a transmission begins when SS goes low and ends once the incoming SPSCK goes back to its idle level following the shift of the eighth data bit. When CPHA = 1, the transmission begins when the SPSCK leaves its idle level and SS is already low. The transmission continues until the SPSCK returns to its idle level following the shift of the last data bit. (See 13.6 Transmission Formats.) NOTE: Setting the MODF flag does not clear the SPMSTR bit. The SPMSTR bit has no function when SPE = 0. Reading SPMSTR when MODF = 1 shows the difference between a MODF occurring when the SPI is a master and when it is a slave. When CPHA = 0, a MODF occurs if a slave is selected (SS is at logic 0) and later unselected (SS is at logic 1) even if no SPSCK is sent to that slave. This happens because SS at logic 0 indicates the start of the transmission (MISO driven out with the value of MSB) for CPHA = 0. When CPHA = 1, a slave can be selected and then later unselected with no transmission occurring. Therefore, MODF does not occur since a transmission was never begun. In a slave SPI (MSTR = 0), the MODF bit generates an SPI receiver/error CPU interrupt request if the ERRIE bit is set. The MODF bit does not clear the SPE bit or reset the SPI in any way. Software can abort the SPI transmission by clearing the SPE bit of the slave. NOTE: A logic 1 voltage on the SS pin of a slave SPI puts the MISO pin in a high impedance state. Also, the slave SPI ignores all incoming SPSCK clocks, even if it was already in the middle of a transmission. To clear the MODF flag, read the SPSCR with the MODF bit set and then write to the SPCR register. This entire clearing mechanism must occur with no MODF condition existing or else the flag is not cleared. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T To prevent bus contention with another master SPI after a mode fault error, clear all SPI bits of the data direction register of the shared I/O port before enabling the SPI. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... NOTE: R E Q U I R E D Serial Peripheral Interface Module (SPI) Error Conditions Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) 13.9 Interrupts Four SPI status flags can be enabled to generate CPU interrupt requests or DMA service requests: Table 13-2. SPI Interrupts Flag Request SPTE transmitter empty SPI transmitter CPU interrupt request (DMAS = 0, SPTIE = 1,SPE = 1) SPI transmitter DMA service request (DMAS = 1, SPTIE = 1, SPE = 1) SPRF receiverfull SPI receiver CPU interrupt request (DMAS = 0, SPRIE = 1) SPI receiver DMA service request (DMAS = 1, SPRIE = 1) OVRF overflow SPI receiver/error interrupt request (ERRIE = 1) MODF mode fault SPI receiver/error interrupt request (ERRIE = 1) The DMA select bit (DMAS) controls whether SPTE and SPRF generate CPU interrupt requests or DMA service requests. When DMAS = 0, reading the SPI status and control register with SPRF set and then reading the receive data register clears SPRF. When DMAS = 1, any read of the receive data register clears the SPRF flag. The clearing mechanism for the SPTE flag is always just a write to the transmit data register. The SPI transmitter interrupt enable bit (SPTIE) enables the SPTE flag to generate transmitter CPU interrupt requests or transmitter DMA service requests, provided that the SPI is enabled (SPE = 1). The SPI receiver interrupt enable bit (SPRIE) enables the SPRF bit to generate receiver CPU interrupt requests or receiver DMA service requests, regardless of the state of the SPE bit. (See Figure 13-12.) The error interrupt enable bit (ERRIE) enables both the MODF and OVRF bits to generate a receiver/error CPU interrupt request. The mode fault enable bit (MODFEN) can prevent the MODF flag from being set so that only the OVRF bit is enabled by the ERRIE bit to generate receiver/error CPU interrupt requests. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SPI TRANSMITTER DMA SERVICE REQUEST SPTIE SPE SPI TRANSMITTER CPU INTERRUPT REQUEST SPI RECEIVER DMA SERVICE REQUEST SPRIE SPRF SPI RECEIVER/ERROR CPU INTERRUPT REQUEST ERRIE MODF OVRF Figure 13-12. SPI Interrupt Request Generation The following sources in the SPI status and control register can generate CPU interrupt requests or DMA service requests: * SPI receiver full bit (SPRF) -- The SPRF bit becomes set every time a byte transfers from the shift register to the receive data register. If the SPI receiver interrupt enable bit, SPRIE, is also set, SPRF can generate either an SPI receiver/error CPU interrupt request or an SPRF DMA service request. If the DMA select bit, DMAS, is clear, SPRF generates an SPRF CPU interrupt request. If DMAS is set, SPRF generates an SPRF DMA service request. * SPI transmitter empty (SPTE) -- The SPTE bit becomes set every time a byte transfers from the transmit data register to the shift register. If the SPI transmit interrupt enable bit, SPTIE, is also set, SPTE can generate either an SPTE CPU interrupt request or an SPTE DMA service request. If the DMAS bit is clear, SPTE generates an SPTE CPU interrupt request. If DMAS is set, SPTE generates an SPTE DMA service request. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... DMAS N O N - D I S C L O S U R E SPTE R E Q U I R E D Serial Peripheral Interface Module (SPI) Interrupts Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) 13.10 Resetting the SPI Any system reset completely resets the SPI. Partial resets occur whenever the SPI enable bit (SPE) is low. Whenever SPE is low: * The SPTE flag is set. * Any transmission currently in progress is aborted. * The shift register is cleared. * The SPI state counter is cleared, making it ready for a new complete transmission. * All the SPI port logic is defaulted back to being general-purpose I/O. These items are reset only by a system reset: * All control bits in the SPCR register * All control bits in the SPSCR register (MODFEN, ERRIE, SPR1, and SPR0) * The status flags SPRF, OVRF, and MODF By not resetting the control bits when SPE is low, the user can clear SPE between transmissions without having to set all control bits again when SPE is set back high for the next transmission. By not resetting the SPRF, OVRF, and MODF flags, the user can still service these interrupts after the SPI has been disabled. The user can disable the SPI by writing 0 to the SPE bit. The SPI can also be disabled by a mode fault occuring in an SPI that was configured as a master with the MODFEN bit set. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... The SPI module remains active after the execution of a WAIT instruction. In wait mode the SPI module registers are not accessible by the CPU. Any enabled CPU interrupt request from the SPI module can bring the MCU out of wait mode. If SPI module functions are not required during wait mode, reduce power consumption by disabling the SPI module before executing the WAIT instruction. The DMA can service DMA service requests generated by the SPTE and SPRF flags without exiting wait mode. To exit wait mode when an overflow condition occurs, enable the OVRF bit to generate CPU interrupt requests by setting the error interrupt enable bit (ERRIE). (See 13.9 Interrupts.) 13.12 SPI During Break Interrupts The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See Section 7. System Integration Module (SIM).) To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The WAIT instruction puts the MCU in a low power-consumption standby mode. N O N - D I S C L O S U R E 13.11 Low-Power Mode R E Q U I R E D Serial Peripheral Interface Module (SPI) Low-Power Mode Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) Since the SPTE bit cannot be cleared during a break with the BCFE bit cleared, a write to the transmit data register in break mode does not initiate a transmission, nor is this data transferred into the shift register. Therefore, a write to the SPDR in break mode with the BCFE bit cleared has no effect. 13.13 I/O Signals The SPI module has five I/O pins and shares four of them with a parallel I/O port. * MISO -- Data received * MOSI -- Data transmitted * SPSCK -- Serial clock * SS -- Slave select * CGND -- Clock ground The SPI has limited inter-integrated circuit (I2C) capability (requiring software support) as a master in a single-master environment. To communicate with I2C peripherals, MOSI becomes an open-drain output when the SPWOM bit in the SPI control register is set. In I2C communication, the MOSI and MISO pins are connected to a bidirectional pin from the I2C peripheral and through a pullup resistor to VDD. 13.13.1 MISO (Master In/Slave Out) MISO is one of the two SPI module pins that transmits serial data. In full duplex operation, the MISO pin of the master SPI module is connected to the MISO pin of the slave SPI module. The master SPI simultaneously receives data on its MISO pin and transmits data from its MOSI pin. Slave output data on the MISO pin is enabled only when the SPI is configured as a slave. The SPI is configured as a slave when its SPMSTR bit is logic 0 and its SS pin is at logic 0. To support a multipleslave system, a logic 1 on the SS pin puts the MISO pin in a highimpedance state. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. MOSI is one of the two SPI module pins that transmits serial data. In full duplex operation, the MOSI pin of the master SPI module is connected to the MOSI pin of the slave SPI module. The master SPI simultaneously transmits data from its MOSI pin and receives data on its MISO pin. When enabled, the SPI controls data direction of the MOSI pin regardless of the state of the data direction register of the shared I/O port. 13.13.3 SPSCK (Serial Clock) The serial clock synchronizes data transmission between master and slave devices. In a master MCU, the SPSCK pin is the clock output. In a slave MCU, the SPSCK pin is the clock input. In full-duplex operation, the master and slave MCUs exchange a byte of data in eight serial clock cycles. When enabled, the SPI controls data direction of the SPSCK pin regardless of the state of the data direction register of the shared I/O port. 13.13.4 SS (Slave Select) The SS pin has various functions depending on the current state of the SPI. For an SPI configured as a slave, the SS is used to select a slave. For CPHA = 0, the SS is used to define the start of a transmission. (See 13.6 Transmission Formats.) Since it is used to indicate the start of a transmission, the SS must be toggled high and low between each byte transmitted for the CPHA = 0 format. However, it can remain low between transmissions for the CPHA = 1 format. See Figure 13-13. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... 13.13.2 MOSI (Master Out/Slave In) N O N - D I S C L O S U R E When enabled, the SPI controls data direction of the MISO pin regardless of the state of the data direction register of the shared I/O port. R E Q U I R E D Serial Peripheral Interface Module (SPI) I/O Signals Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) MISO/MOSI BYTE 1 BYTE 2 BYTE 3 MASTER SS SLAVE SS CPHA = 0 SLAVE SS CPHA = 1 Figure 13-13. CPHA/SS Timing When an SPI is configured as a slave, the SS pin is always configured as an input. It cannot be used as a general-purpose I/O regardless of the state of the MODFEN control bit. However, the MODFEN bit can still prevent the state of the SS from creating a MODF error. (See 13.14.2 SPI Status and Control Register.) NOTE: A logic 1 voltage on the SS pin of a slave SPI puts the MISO pin in a highimpedance state. The slave SPI ignores all incoming SPSCK clocks, even if it was already in the middle of a transmission. When an SPI is configured as a master, the SS input can be used in conjunction with the MODF flag to prevent multiple masters from driving MOSI and SPSCK. (See 13.8.2 Mode Fault Error.) For the state of the SS pin to set the MODF flag, the MODFEN bit in the SPSCK register must be set. If the MODFEN bit is low for an SPI master, the SS pin can be used as a general-purpose I/O under the control of the data direction register of the shared I/O port. With MODFEN high, it is an input-only pin to the SPI regardless of the state of the data direction register of the shared I/O port. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SPE SPMSTR MODFEN SPI configuration State of SS logic 0 X(1) X Not Enabled General-purpose I/O; SS ignored by SPI 1 0 X Slave Input-only to SPI 1 1 0 Master without MODF General-purpose I/O; SS ignored by SPI 1 1 1 Master with MODF Input-only to SPI 1. X = don't care 13.13.5 CGND (Clock Ground) CGND is the ground return for the serial clock pin, SPSCK, and the ground for the port output buffers. To reduce the ground return path loop and minimize radio frequency (RF) emissions, connect the ground pin of the slave to the CGND pin of the master. 13.14 I/O Registers Three registers control and monitor SPI operation: * SPI control register, SPCR * SPI status and control register, SPSCR * SPI data register, SPDR MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Table 13-3. SPI Configuration N O N - D I S C L O S U R E The CPU can always read the state of the SS pin by configuring the appropriate pin as an input and reading the port data register. (See Table 13-3.) R E Q U I R E D Serial Peripheral Interface Module (SPI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) 13.14.1 SPI Control Register The SPI control register: * Enables SPI module interrupt requests * Selects CPU interrupt requests or DMA service requests * Configures the SPI module as master or slave * Selects serial clock polarity and phase * Configures the SPSCK, MOSI, and MISO pins as open-drain outputs * Enables the SPI module Address: $0044 Bit 7 6 5 4 3 2 1 Bit 0 SPRIE DMAS SPMSTR CPOL CPHA SPWOM SPE SPTIE 0 0 1 0 1 0 0 0 Read: Write: Reset: Figure 13-14. SPI Control Register (SPCR) SPRIE -- SPI receiver interrupt enable bit This read/write bit enables CPU interrupt requests or DMA service requests generated by the SPRF bit. The SPRF bit is set when a byte transfers from the shift register to the receive data register. Reset clears the SPRIE bit. 1 = SPRF CPU interrupt requests or SPRF DMA service requests enabled 0 = SPRF CPU interrupt requests or SPRF DMA service requests disabled General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SPMSTR -- SPI master bit This read/write bit selects master mode operation or slave mode operation. Reset sets the SPMSTR bit. 1 = Master mode 0 = Slave mode CPOL -- Clock polarity bit This read/write bit determines the logic state of the SPSCK pin between transmissions. (Figure 13-4 and Figure 13-6.) To transmit data between SPI modules, the SPI modules must have identical CPOL values. Reset clears the CPOL bit. CPHA -- Clock phase bit This read/write bit controls the timing relationship between the serial clock and SPI data. (See Figure 13-4 and Figure 13-6.) To transmit data between SPI modules, the SPI modules must have identical CPHA values. When CPHA = 0, the SS pin of the slave SPI module must be set to logic 1 between bytes. (See Figure 13-13.) Reset sets the CPHA bit. SPWOM -- SPI wired-OR mode bit This read/write bit disables the pullup devices on pins SPSCK, MOSI, and MISO so that those pins become open-drain outputs. 1 = Wired-OR SPSCK, MOSI, and MISO pins 0 = Normal push-pull SPSCK, MOSI, and MISO pins MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T This read/write bit selects DMA service requests when the SPI receiver full bit, SPRF, or the SPI transmitter empty bit, SPTE, becomes set. Setting the DMAS bit disables SPRF CPU interrupt requests and SPTE CPU interrupt requests. Reset clears the DMAS bit. 1 = SPRF DMA and SPTE DMA service requests enabled (SPRF CPU and SPTE CPU interrupt requests disabled) 0 = SPRF DMA and SPTE DMA service requests disabled (SPRF CPU and SPTE CPU interrupt requests enabled) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... DMAS --DMA select bit R E Q U I R E D Serial Peripheral Interface Module (SPI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) SPE -- SPI enable This read/write bit enables the SPI module. Clearing SPE causes a partial reset of the SPI. (See 13.10 Resetting the SPI.) Reset clears the SPE bit. 1 = SPI module enabled 0 = SPI module disabled SPTIE-- SPI transmit interrupt enable This read/write bit enables CPU interrupt requests or DMA service requests generated by the SPTE bit. SPTE is set when a byte transfers from the transmit data register to the shift register. Reset clears the SPTIE bit. 1 = SPTE CPU interrupt requests or SPTE DMA service requests enabled 0 = SPTE CPU interrupt requests or SPTE DMA service requests disabled 13.14.2 SPI Status and Control Register The SPI status and control register contains flags to signal these conditions: * Receive data register full * Failure to clear SPRF bit before next byte is received (overflow error) * Inconsistent logic level on SS pin (mode fault error) * Transmit data register empty The SPI status and control register also contains bits that perform these functions: * Enable error interrupts * Enable mode fault error detection * Select master SPI baud rate General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Read: 6 SPRF 5 4 3 OVRF MODF SPTE R R R 0 0 1 ERRIE Write: R Reset: 0 R 0 2 1 Bit 0 MODFEN SPR1 SPR0 0 0 0 = Reserved Freescale Semiconductor, Inc... Figure 13-15. SPI Status and Control Register (SPSCR) SPRF -- SPI receiver full bit This clearable, read-only flag is set each time a byte transfers from the shift register to the receive data register. SPRF generates a CPU interrupt request or a DMA service request if the SPRIE bit in the SPI control register is set also. The DMA select bit (DMAS) in the SPI control register determines whether SPRF generates an SPRF CPU interrupt request or an SPRF DMA service request. During an SPRF CPU interrupt (DMAS = 0), the CPU clears SPRF by reading the SPI status and control register with SPRF set and then reading the SPI data register. During an SPRF DMA transmission (DMAS = 1), any read of the SPI data register clears the SPRF bit. Reset clears the SPRF bit. 1 = Receive data register full 0 = Receive data register not full NOTE: When the DMA is configured to service the SPI (DMAS = 1), a read by the CPU of the receive data register can inadvertently clear the SPRF bit and cause the DMA to miss a service request. ERRIE -- Error interrupt enable bit This read/write bit enables the MODF and OVRF bits to generate CPU interrupt requests. Reset clears the ERRIE bit. 1 = MODF and OVRF can generate CPU interrupt requests. 0 = MODF and OVRF cannot generate CPU interrupt requests. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Bit 7 N O N - D I S C L O S U R E Address: $0045 R E Q U I R E D Serial Peripheral Interface Module (SPI) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Serial Peripheral Interface Module (SPI) OVRF -- Overflow bit N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T This clearable, read-only flag is set if software does not read the byte in the receive data register before the next full byte enters the shift register. In an overflow condition, the byte already in the receive data register is unaffected, and the byte that shifted in last is lost. Clear the OVRF bit by reading the SPI status and control register with OVRF set and then reading the receive data register. Reset clears the OVRF bit. 1 = Overflow 0 = No overflow MODF -- Mode fault bit This clearable, read-only flag is set in a slave SPI if the SS pin goes high during a transmission with the MODFEN bit set. In a master SPI, the MODF flag is set if the SS pin goes low at any time with the MODFEN bit set. Clear the MODF bit by reading the SPI status and control register (SPSCR) with MODF set and then writing to the SPI control register (SPCR). Reset clears the MODF bit. 1 = SS pin at inappropriate logic level 0 = SS pin at appropriate logic level SPTE -- SPI transmitter empty bit This clearable, read-only flag is set each time the transmit data register transfers a byte into the shift register. SPTE generates an SPTE CPU interrupt request or an SPTE DMA service request if the SPTIE bit in the SPI control register is set also. NOTE: Do not write to the SPI data register unless the SPTE bit is high. The DMA select bit (DMAS) in the SPI control register determines whether SPTE generates an SPTE CPU interrupt request or an SPTE DMA service request. During an SPTE CPU interrupt (DMAS = 0), the CPU clears the SPTE bit by writing to the transmit data register. During an SPTE DMA transmission (DMAS = 1), the DMA automatically clears SPTE when it writes to the transmit data register. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Reset sets the SPTE bit. 1 = Transmit data register empty 0 = Transmit data register not empty Freescale Semiconductor, Inc... MODFEN -- Mode fault enable bit This read/write bit, when set to 1, allows the MODF flag to be set. If the MODF flag is set, clearing the MODFEN does not clear the MODF flag. If the SPI is enabled as a master and the MODFEN bit is low, then the SS pin is available as a general-purpose I/O. If the MODFEN bit is set, then this pin is not available as a general purpose I/O. When the SPI is enabled as a slave, the SS pin is not available as a general purpose I/O regardless of the value of MODFEN. (See 13.13.4 SS (Slave Select).) If the MODFEN bit is low, the level of the SS pin does not affect the operation of an enabled SPI configured as a master. For an enabled SPI configured as a slave, having MODFEN low only prevents the MODF flag from being set. It does not affect any other part of SPI operation. (See 13.8.2 Mode Fault Error.) SPR1 and SPR0 -- SPI baud rate select bits In master mode, these read/write bits select one of four baud rates as shown in Table 13-4. SPR1 and SPR0 have no effect in slave mode. Reset clears SPR1 and SPR0. Table 13-4. SPI Master Baud Rate Selection SPR1:SPR0 Baud rate divisor (BD) 00 2 01 8 10 32 11 128 MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T When the DMA is configured to service the SPI (DMAS = 1), a write by the CPU of the transmit data register can inadvertently clear the SPTE bit and cause the DMA to miss a service request. N O N - D I S C L O S U R E NOTE: R E Q U I R E D Serial Peripheral Interface Module (SPI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Peripheral Interface Module (SPI) Use this formula to calculate the SPI baud rate: CGMOUT Baud rate = -------------------------2 x BD where: CGMOUT = base clock output of the clock generator module (CGM) BD = baud rate divisor 13.14.3 SPI Data Register The SPI data register consists of the read-only receive data register and the write-only transmit data register. Writing to the SPI data register writes data into the transmit data register. Reading the SPI data register reads data from the receive data register. The transmit data and receive data registers are separate registers that can contain different values. (See Figure 13-1.) Address: $0046 Bit 7 6 5 4 3 2 1 Bit 0 Read: R7 R6 R5 R4 R3 R2 R1 R0 Write: T7 T6 T5 T4 T3 T2 T1 T0 Reset: Indeterminate after reset Figure 13-16. SPI Data Register (SPDR) R7:R0/T7:T0 -- Receive/transmit data bits NOTE: Do not use read-modify-write instructions on the SPI data register since the register read is not the same as the register written. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Peripheral Interface Module (SPI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 14.1 Contents 14.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296 14.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .296 14.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297 14.4.1 Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 14.4.2 Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 14.4.2.1 Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .299 14.4.2.2 Character Transmission . . . . . . . . . . . . . . . . . . . . . . . . .300 14.4.2.3 Break Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302 14.4.2.4 Idle Characters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .302 14.4.2.5 Inversion of Transmitted Output. . . . . . . . . . . . . . . . . . .303 14.4.2.6 Transmitter Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . .303 14.4.3 Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .304 14.4.3.1 Character Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305 14.4.3.2 Character Reception . . . . . . . . . . . . . . . . . . . . . . . . . . .305 14.4.3.3 Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .305 14.4.3.4 Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308 14.4.3.5 Receiver Wakeup. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .308 14.4.3.6 Receiver Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . .309 14.4.3.7 Error Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .309 14.5 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .310 14.6 SCI During Break Module Interrupts. . . . . . . . . . . . . . . . . . . .310 14.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311 14.7.1 PTF5/TxD (Transmit Data) . . . . . . . . . . . . . . . . . . . . . . . .311 14.7.2 PTF4/RxD (Receive Data). . . . . . . . . . . . . . . . . . . . . . . . .311 14.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .311 14.8.1 SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . .312 14.8.2 SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .315 14.8.3 SCI Control Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . .318 14.8.4 SCI Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . .320 14.8.5 SCI Status Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . .324 14.8.6 SCI Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .325 14.8.7 SCI Baud Rate Register . . . . . . . . . . . . . . . . . . . . . . . . . .325 MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 14. Serial Communications Interface Module (SCI) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D Serial Communications Interface Module (SCI) 14.2 Introduction This section describes the serial communications interface module (SCI, Version D), which allows high-speed asynchronous communications with peripheral devices and other MCUs. 14.3 Features N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Features of the SCI module include: * Full duplex operation * Standard mark/space non-return-to-zero (nrz) format * 32 programmable baud rates * Programmable 8-bit or 9-bit character length * Separately enabled transmitter and receiver * Separate receiver and transmitter cpu interrupt requests * Separate receiver and transmitter * Programmable transmitter output polarity * Two receiver wakeup methods: - Idle line wakeup - Address mark wakeup * Interrupt-driven operation with eight interrupt flags: - Transmitter empty - Transmission complete - Receiver full - Idle receiver input - Receiver overrun - Noise error - Framing error - Parity error * Receiver framing error detection * Hardware parity checking * 1/16 bit-time noise detection General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 14.4 Functional Description ERROR INTERRUPT CONTROL RECEIVE SHIFT REGISTER TRANSMIT SHIFT REGISTER PTF5/TxD TXINV SCTIE R8 TCIE T8 SCRIE ILIE TE SCTE RE TC RWU SBK SCRF OR ORIE IDLE NF NEIE FE FEIE PE PEIE LOOPS LOOPS WAKEUP CONTROL RECEIVE CONTROL ENSCI ENSCI FLAG CONTROL TRANSMIT CONTROL BKF M RPF WAKE ILTY IT12 /4 PRESCALER BAUD RATE GENERATOR / 16 PEN PTY DATA SELECTION CONTROL Figure 14-1. SCI Module Block Diagram MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E PTF4/RxD SCI DATA REGISTER RECEIVER INTERRUPT CONTROL SCI DATA REGISTER A G R E E M E N T INTERNAL BUS TRANSMITTER INTERRUPT CONTROL Freescale Semiconductor, Inc... Figure 14-1 shows the structure of the SCI module. The SCI allows fullduplex, asynchronous, NRZ serial communication among the MCU and remote devices, including other MCUs. The transmitter and receiver of the SCI operate independently, although they use the same baud rate generator. During normal operation, the CPU monitors the status of the SCI, writes the data to be transmitted, and processes received data. R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) Addr. Register Name Bit 7 6 5 4 3 2 1 Bit 0 LOOPS ENSCI TXINV M WAKE ILTY PEN PTY 0 0 0 0 0 0 0 0 SCTIE TCIE SCRIE ILIE TE RE RWU SBK Reset: 0 0 0 0 0 0 0 0 Read: R8 0 0 ORIE NEIE FEIE PEIE R R U 0 0 0 0 0 0 Read: SCTE TC SCRF IDLE OR NF FE PE Write: R R R R R R R R Reset: 1 1 0 0 0 0 0 0 Read: 0 0 0 0 0 0 BKF RPF Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 Read: R7 R6 R5 R4 R3 R2 R1 R0 Write: T7 T6 T5 T4 T3 T2 T1 T0 SCR2 SCR1 SCR0 0 0 0 Read: $0038 SCI Control Register 1 (SCC1) Write: Reset: Read: $0039 $003A $003B $003C $003D SCI Control Register 2 (SCC2) SCI Control Register 3 (SCC3) SCI Status Register 1 (SCS1) SCI Status Register 2 (SCS2) SCI Data Register (SCDR) Write: T8 Write: R Reset: U Reset: Read: $003E SCI Baud Rate Register (SCBR) Unaffected by reset 0 0 0 SCP1 Write: R R Reset: 0 0 R = Reserved SCP0 R 0 0 0 U = Unaffected Figure 14-2. SCI I/O Register Summary General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The SCI uses the standard non-return-to-zero mark/space data format illustrated in Figure 14-3. 8-BIT DATA FORMAT BIT M IN SCC1 CLEAR BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 9-BIT DATA FORMAT BIT M IN SCC1 SET START BIT BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 NEXT START BIT STOP BIT POSSIBLE PARITY BIT BIT 6 BIT 7 BIT 8 STOP BIT NEXT START BIT Figure 14-3. SCI Data Formats 14.4.2 Transmitter Figure 14-4 shows the structure of the SCI transmitter. 14.4.2.1 Character Length The transmitter can accommodate either 8-bit or 9-bit data. The state of the M bit in SCI control register 1 (SCC1) determines character length. When transmitting 9-bit data, bit T8 in SCI control register 3 (SCC3) is the ninth bit (bit 8). MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... START BIT POSSIBLE PARITY BIT A G R E E M E N T 14.4.1 Data Format R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) 14.4.2.2 Character Transmission During an SCI transmission, the transmit shift register shifts a character out to the PTF5/TxD pin. The SCI data register (SCDR) is the write-only buffer between the internal data bus and the transmit shift register. To initiate an SCI transmission: 1. Enable the SCI by writing a logic 1 to the enable SCI bit (ENSCI) in SCI control register 1 (SCC1). 2. Enable the transmitter by writing a logic 1 to the transmitter enable bit (TE) in SCI control register 2 (SCC2). 3. Clear the SCI transmitter empty bit by first reading SCI status register 1 (SCS1) and then writing to the SCDR. 4. Repeat step 3 for each subsequent transmission. At the start of a transmission, transmitter control logic automatically loads the transmit shift register with a preamble of logic 1s. After the preamble shifts out, control logic transfers the SCDR data into the transmit shift register. A logic 0 start bit automatically goes into the least significant bit (LSB) position of the transmit shift register. A logic 1 stop bit goes into the most significant bit (MSB) position. The SCI transmitter empty bit, SCTE, in SCS1 becomes set when the SCDR transfers a byte to the transmit shift register. The SCTE bit indicates that the SCDR can accept new data from the internal data bus. If the SCI transmit interrupt enable bit, SCTIE, in SCC2 is also set, the SCTE bit generates a transmitter CPU interrupt request. When the transmit shift register is not transmitting a character, the PTF5/TxD pin goes to the idle condition, logic 1. If at any time software clears the ENSCI bit in SCI control register 1 (SCC1), the transmitter and receiver relinquish control of the port F pins. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. INTERNAL BUS / 16 SCI DATA REGISTER SCP1 11-BIT TRANSMIT SHIFT REGISTER STOP IT12 BAUD DIVIDER SCP0 SCR1 H SCR2 8 7 6 5 4 3 2 START PRESCALER /4 1 0 L PTF5/TxD R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description T8 BREAK ALL 0s PARITY GENERATION PREAMBLE ALL 1s PTY SHIFT ENABLE PEN LOAD FROM SCDR M TRANSMITTER CONTROL LOGIC SCTE SCTE SCTIE TC TCIE SBK LOOPS SCTIE ENSCI TC TE TCIE Figure 14-4. SCI Transmitter MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E TXINV A G R E E M E N T MSB TRANSMITTER CPU INTERRUPT REQUEST Freescale Semiconductor, Inc... SCR0 Freescale Semiconductor, Inc. 14.4.2.3 Break Characters Writing a logic 1 to the send break bit, SBK, in SCC2 loads the transmit shift register with a break character. A break character contains all logic 0s and has no start, stop, or parity bit. Break character length depends on the M bit in SCC1. As long as SBK is at logic 1, transmitter logic continuously loads break characters into the transmit shift register. After software clears the SBK bit, the shift register finishes transmitting the last break character and then transmits at least one logic 1. The automatic logic 1 at the end of a break character guarantees the recognition of the start bit of the next character. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) The SCI recognizes a break character when a start bit is followed by eight or nine logic 0 data bits and a logic 0 where the stop bit should be. Receiving a break character has these effects on SCI registers: * Sets the framing error bit (FE) in SCS1 * Sets the SCI receiver full bit (SCRF) in SCS1 * Clears the SCI data register (SCDR) * Clears the R8 bit in SCC3 * Sets the break flag bit (BKF) in SCS2 * May set the overrun (OR), noise flag (NF), parity error (PE), or reception-in-progress flag (RPF) bits 14.4.2.4 Idle Characters An idle character contains all logic 1s and has no start, stop, or parity bit. Idle character length depends on the M bit in SCC1. The preamble is a synchronizing idle character that begins every transmission. If the TE bit is cleared during a transmission, the PTF5/TxD pin becomes idle after completion of the transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle character to be sent after the character currently being transmitted. NOTE: When queueing an idle character, return the TE bit to logic 1 before the stop bit of the current character shifts out to the PTF5/TxD pin. Setting General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 14.4.2.5 Inversion of Transmitted Output The transmit inversion bit (TXINV) in SCI control register 1 (SCC1) reverses the polarity of transmitted data. All transmitted values, including idle, break, start, and stop bits, are inverted when TXINV is at logic 1. (See 14.8.1 SCI Control Register 1.) 14.4.2.6 Transmitter Interrupts The following conditions can generate CPU interrupt requests from the SCI transmitter: * SCI transmitter empty (SCTE) -- The SCTE bit in SCS1 indicates that the SCDR has transferred a character to the transmit shift register. SCTE can generate a transmitter CPU interrupt request. Setting the SCI transmit interrupt enable bit, SCTIE, in SCC2 enables the SCTE bit to generate transmitter CPU interrupt requests. * Transmission complete (TC) -- The TC bit in SCS1 indicates that the transmit shift register and the SCDR are empty and that no break or idle character has been generated. The transmission complete interrupt enable bit, TCIE, in SCC2 enables the TC bit to generate transmitter CPU interrupt requests. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T A good time to toggle the TE bit is when the SCTE bit becomes set and just before writing the next byte to the SCDR. N O N - D I S C L O S U R E TE after the stop bit appears on PTF5/TxD causes data previously written to the SCDR to be lost. R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description Freescale Semiconductor, Inc. 14.4.3 Receiver Figure 14-5 shows the structure of the SCI receiver. INTERNAL BUS SCR1 SCR2 SCP0 SCR0 BAUD DIVIDER / 16 IT12 DATA RECOVERY PTF4/Rx CPU INTERRUPT REQUEST ALL 1s ERROR CPU INTERRUPT REQUEST RPF M WAKE PEN PTY H 11-BIT RECEIVE SHIFT REGISTER 8 7 6 5 4 3 2 1 0 L ALL 0s BKF ILTY STOP PRESCALER MSB /4 SCI DATA REGISTER START SCP1 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) SCRF WAKEUP LOGIC PARITY CHECKING IDLE ILIE RWU IDLE R8 ILIE SCRF SCRIE OR ORIE NF NEIE FE FEIE PE PEIE SCRIE OR ORIE NF NEIE FE FEIE PE PEIE Figure 14-5. SCI Receiver Block Diagram General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The receiver can accommodate either 8-bit or 9-bit data. The state of the M bit in SCI control register 1 (SCC1) determines character length. When receiving 9-bit data, bit R8 in SCI control register 2 (SCC2) is the ninth bit (bit 8). When receiving 8-bit data, bit R8 is a copy of the eighth bit (bit 7). During an SCI reception, the receive shift register shifts characters in from the PTF4/RxD pin. The SCI data register (SCDR) is the read-only buffer between the internal data bus and the receive shift register. After a complete character shifts into the receive shift register, the data portion of the character transfers to the SCDR. The SCI receiver full bit, SCRF, in SCI status register 1 (SCS1) becomes set, indicating that the received byte can be read. If the SCI receive interrupt enable bit, SCRIE, in SCC2 is also set, the SCRF bit generates a receiver CPU interrupt request. 14.4.3.3 Data Sampling The receiver samples the PTF4/RxD pin at the RT clock rate. The RT clock is an internal signal with a frequency 16 times the baud rate. To adjust for baud rate mismatch, the RT clock is resynchronized at these times (see Figure 14-6): * After every start bit * After the receiver detects a data bit change from logic 1 to logic 0 (after the majority of data bit samples at RT8, RT9, and RT10 return a valid logic 1 and the majority of the next RT8, RT9, and RT10 samples return a valid logic 0) To locate the start bit, data recovery logic does an asynchronous search for a logic 0 preceded by three logic 1s. When the falling edge of a possible start bit occurs, the RT clock begins to count to 16. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 14.4.3.2 Character Reception A G R E E M E N T 14.4.3.1 Character Length R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E START BIT LSB PTF4/RxD START BIT QUALIFICATION SAMPLES START BIT VERIFICATION DATA SAMPLING RT4 RT3 RT2 RT16 RT1 RT15 RT14 RT13 RT12 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 RT3 RT2 RT1 RT1 RT1 RT1 RT1 RT1 RT1 RT CLOCK STATE RT1 RT CLOCK RT1 Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) RT CLOCK RESET Figure 14-6. Receiver Data Sampling To verify the start bit and to detect noise, data recovery logic takes samples at RT3, RT5, and RT7. Table 14-1 summarizes the results of the start bit verification samples. Table 14-1. Start Bit Verification RT3, RT5, and RT7 samples Start bit verification Noise flag 000 Yes 0 001 Yes 1 010 Yes 1 011 No 0 100 Yes 1 101 No 0 110 No 0 111 No 0 If start bit verification is not successful, the RT clock is reset and a new search for a start bit begins. To determine the value of a data bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10. Table 14-2 summarizes the results of the data bit samples. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Data bit determination Noise flag 000 0 0 001 0 1 010 0 1 011 1 1 100 0 1 101 1 1 110 1 1 111 1 0 The RT8, RT9, and RT10 samples do not affect start bit verification. If any or all of the RT8, RT9, and RT10 start bit samples are logic 1s following a successful start bit verification, the noise flag (NF) is set and the receiver assumes that the bit is a start bit. To verify a stop bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10. Table 14-3 summarizes the results of the stop bit samples. Table 14-3. Stop Bit Recovery RT8, RT9, and RT10 samples Framing error flag Noise flag 000 1 0 001 1 1 010 1 1 011 0 1 100 1 1 101 0 1 110 0 1 111 0 0 MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T NOTE: RT8, RT9, and RT10 samples N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Table 14-2. Data Bit Recovery R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description Freescale Semiconductor, Inc. 14.4.3.4 Framing Errors If the data recovery logic does not detect a logic 1 where the stop bit should be in an incoming character, it sets the framing error bit, FE, in SCS1. The FE flag is set at the same time that the SCRF bit is set. A break character that has no stop bit also sets the FE bit. 14.4.3.5 Receiver Wakeup So that the MCU can ignore transmissions intended only for other receivers in multiple-receiver systems, the receiver can be put into a standby state. Setting the receiver wakeup bit, RWU, in SCC2 puts the receiver into a standby state during which receiver interrupts are disabled. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) Depending on the state of the WAKE bit in SCC1, either of two conditions on the PTF4/RxD pin can bring the receiver out of the standby state: NOTE: * Address mark -- An address mark is a logic 1 in the most significant bit position of a received character. When the WAKE bit is set, an address mark wakes the receiver from the standby state by clearing the RWU bit. The address mark also sets the SCI receiver full bit, SCRF. Software can then compare the character containing the address mark to the user-defined address of the receiver. If they are the same, the receiver remains awake and processes the characters that follow. If they are not the same, software can set the RWU bit and put the receiver back into the standby state. * Idle input line condition -- When the WAKE bit is clear, an idle character on the PTF4/RxD pin wakes the receiver from the standby state by clearing the RWU bit. The idle character that wakes the receiver does not set the receiver idle bit, IDLE, or the SCI receiver full bit, SCRF. The idle line type bit, ILTY, determines whether the receiver begins counting logic 1s as idle character bits after the start bit or after the stop bit. Clearing the WAKE bit after the PTF4/RxD pin has been idle can cause the receiver to wake up immediately. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * SCI receiver full (SCRF) -- The SCRF bit in SCS1 indicates that the receive shift register has transferred a character to the SCDR. SCRF can generate a receiver CPU interrupt request. Setting the SCI receive interrupt enable bit, SCRIE, in SCC2 enables the SCRF bit to generate receiver CPU interrupts. * Idle input (IDLE) -- The IDLE bit in SCS1 indicates that 10 or 11 consecutive logic 1s shifted in from the PTF4/RxD pin. The idle line interrupt enable bit, ILIE, in SCC2 enables the IDLE bit to generate CPU interrupt requests. 14.4.3.7 Error Interrupts The following receiver error flags in SCS1 can generate CPU interrupt requests: * Receiver overrun (OR) -- The OR bit indicates that the receive shift register shifted in a new character before the previous character was read from the SCDR. The previous character remains in the SCDR, and the new character is lost. The overrun interrupt enable bit, ORIE, in SCC3 enables OR to generate SCI error CPU interrupt requests. * Noise flag (NF) -- The NF bit is set when the SCI detects noise on incoming data or break characters, including start, data, and stop bits. The noise error interrupt enable bit, NEIE, in SCC3 enables NF to generate SCI error CPU interrupt requests. * Framing error (FE) -- The FE bit in SCS1 is set when a logic 0 occurs where the receiver expects a stop bit. The framing error interrupt enable bit, FEIE, in SCC3 enables FE to generate SCI error CPU interrupt requests. * Parity error (PE) -- The PE bit in SCS1 is set when the SCI detects a parity error in incoming data. The parity error interrupt enable bit, PEIE, in SCC3 enables PE to generate SCI error CPU interrupt requests. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... The following sources can generate CPU interrupt requests from the SCI receiver: N O N - D I S C L O S U R E 14.4.3.6 Receiver Interrupts R E Q U I R E D Serial Communications Interface Module (SCI) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) 14.5 Wait Mode The WAIT and STOP instructions put the MCU in low powerconsumption standby modes. The SCI module remains active after the execution of a WAIT instruction. In wait mode the SCI module registers are not accessible by the CPU. Any enabled CPU interrupt request from the SCI module can bring the MCU out of wait mode. If SCI module functions are not required during wait mode, reduce power consumption by disabling the module before executing the WAIT instruction. 14.6 SCI During Break Module Interrupts The system integration module (SIM) controls whether status bits in other modules can be cleared during interrupts generated by the break module. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state. To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 14.7 I/O Signals Port F shares two of its pins with the SCI module. The two SCI I/O pins are: * PTF5/TxD -- Transmit data * PTF4/RxD -- Receive data R E Q U I R E D Serial Communications Interface Module (SCI) I/O Signals 14.7.2 PTF4/RxD (Receive Data) The PTF4/RxD pin is the serial data input to the SCI receiver. The SCI shares the PTF4/RxD pin with port F. When the SCI is enabled, the PTF4/RxD pin is an input regardless of the state of the DDRF4 bit in data direction register F (DDRF). 14.8 I/O Registers These I/O registers control and monitor SCI operation: * SCI control register 1, SCC1 * SCI control register 2, SCC2 * SCI control register 3, SCC3 * SCI status register 1, SCS1 * SCI status register 2, SCS2 * SCI data register, SCDR * SCI baud rate register, SCBR MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The PTF5/TxD pin is the serial data output from the SCI transmitter. The SCI shares the PTF5/TxD pin with port F. When the SCI is enabled, the PTF5/TxD pin is an output regardless of the state of the DDRF5 bit in data direction register F (DDRF). N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 14.7.1 PTF5/TxD (Transmit Data) Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) 14.8.1 SCI Control Register 1 SCI control register 1: * Enables loop mode operation * Enables the SCI * Controls output polarity * Controls character length * Controls SCI wake-up method * Controls idle character detection * Enables parity function * Controls parity type Address: $0038 Bit 7 6 5 4 3 2 1 Bit 0 LOOPS ENSCI TXINV M WAKE ILTY PEN PTY 0 0 0 0 0 0 0 0 Read: Write: Reset: Figure 14-7. SCI Control Register 1 (SCC1) LOOPS -- Loop mode select bit This read/write bit enables loop mode operation. In loop mode the PTE6/RxD pin is disconnected from the SCI, and the transmitter output goes into the receiver input. Both the transmitter and the receiver must be enabled to use loop mode. Reset clears the LOOPS bit. 1 = Loop mode enabled 0 = Normal operation enabled ENSCI -- Enable SCI bit This read/write bit enables the SCI and the SCI baud rate generator. Clearing ENSCI sets the SCTE and TC bits in SCI status register 1 and disables transmitter interrupts. Reset clears the ENSCI bit. 1 = SCI enabled 0 = SCI disabled General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. TXINV -- Transmit inversion bit This read/write bit reverses the polarity of transmitted data. Reset clears the TXINV bit. 1 = Transmitter output inverted 0 = Transmitter output not inverted NOTE: Setting the TXINV bit inverts all transmitted values, including idle, break, start, and stop bits. R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers WAKE -- Wakeup condition bit This read/write bit determines which condition wakes up the SCI: a logic 1 (address mark) in the most significant bit (MSB) position of a received character or an idle condition on the PTE6/RxD pin. Reset clears the WAKE bit. 1 = Address mark wakeup 0 = Idle line wakeup ILTY -- Idle line type bit This read/write bit determines when the SCI starts counting logic 1s as idle character bits. The counting begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string of logic 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions. Reset clears the ILTY bit. 1 = Idle character bit count begins after stop bit. 0 = Idle character bit count begins after start bit. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T This read/write bit determines whether SCI characters are eight or nine bits long. (See Table 14-4.) The ninth bit can serve as an extra stop bit, as a receiver wakeup signal, or as a parity bit. Reset clears the M bit. 1 = 9-bit SCI characters 0 = 8-bit SCI characters N O N - D I S C L O S U R E Freescale Semiconductor, Inc... M -- Mode (character length) bit Freescale Semiconductor, Inc. PEN -- Parity enable bit This read/write bit enables the SCI parity function. (See Table 14-4.) When enabled, the parity function inserts a parity bit in the most significant bit position. (See Figure 14-3.) Reset clears the PEN bit. 1 = Parity function enabled 0 = Parity function disabled PTY -- Parity bit This read/write bit determines whether the SCI generates and checks for odd parity or even parity. (See Table 14-4.) Reset clears the PTY bit. 1 = Odd parity 0 = Even parity NOTE: Changing the PTY bit in the middle of a transmission or reception can generate a parity error. Table 14-4. Character Format Selection Control bits N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) Character format M PEN:PTY Start bits Data bits Parity Stop bits Character length 0 0X 1 8 None 1 10 bits 1 0X 1 9 None 1 11 bits 0 10 1 7 Even 1 10 bits 0 11 1 7 Odd 1 10 bits 1 10 1 8 Even 1 11 bits 1 11 1 8 Odd 1 11 bits General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. * Enables these CPU interrupt requests: - Enables the SCTE bit to generate transmitter CPU interrupt requests - Enables the TC bit to generate transmitter CPU interrupt requests - Enables the SCRF bit to generate receiver CPU interrupt requests - Enables the IDLE bit to generate receiver CPU interrupt requests * Enables the transmitter * Enables the receiver * Enables SCI wake-up * Transmits SCI break characters Address: $0039 Bit 7 6 5 4 3 2 1 Bit 0 SCTIE TCIE SCRIE ILIE TE RE RWU SBK 0 0 0 0 0 0 0 0 Read: Write: Reset: Figure 14-8. SCI Control Register 2 (SCC2) SCTIE -- SCI transmit interrupt enable bit This read/write bit enables the SCTE bit to generate SCI transmitter CPU interrupt requests. Setting the SCTIE bit in SCC3 enables SCTE CPU interrupt requests. Reset clears the SCTIE bit. 1 = SCTE enabled to generate CPU interrupt 0 = SCTE not enabled to generate CPU interrupt MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... SCI control register 2: N O N - D I S C L O S U R E 14.8.2 SCI Control Register 2 R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Serial Communications Interface Module (SCI) TCIE -- Transmission complete interrupt enable bit This read/write bit enables the TC bit to generate SCI transmitter CPU interrupt requests. Reset clears the TCIE bit. 1 = TC enabled to generate CPU interrupt requests 0 = TC not enabled to generate CPU interrupt requests SCRIE -- SCI receive interrupt enable bit N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T This read/write bit enables the SCRF bit to generate SCI receiver CPU interrupt requests. Setting the SCRIE bit in SCC3 enables the SCRF bit to generate CPU interrupt requests. Reset clears the SCRIE bit. 1 = SCRF enabled to generate CPU interrupt 0 = SCRF not enabled to generate CPU interrupt ILIE -- Idle line interrupt enable bit This read/write bit enables the IDLE bit to generate SCI receiver CPU interrupt requests. Reset clears the ILIE bit. 1 = IDLE enabled to generate CPU interrupt requests 0 = IDLE not enabled to generate CPU interrupt requests TE -- Transmitter enable bit Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 logic 1s from the transmit shift register to the PTF5/TxD pin. If software clears the TE bit, the transmitter completes any transmission in progress before the PTF5/TxD returns to the idle condition (logic 1). Clearing and then setting TE during a transmission queues an idle character to be sent after the character currently being transmitted. Reset clears the TE bit. 1 = Transmitter enabled 0 = Transmitter disabled NOTE: Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... NOTE: Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1. RWU -- Receiver wakeup bit This read/write bit puts the receiver in a standby state during which receiver interrupts are disabled. The WAKE bit in SCC1 determines whether an idle input or an address mark brings the receiver out of the standby state and clears the RWU bit. Reset clears the RWU bit. 1 = Standby state 0 = Normal operation SBK -- Send break bit Setting and then clearing this read/write bit transmits a break character followed by a logic 1. The logic 1 after the break character guarantees recognition of a valid start bit. If SBK remains set, the transmitter continuously transmits break characters with no logic 1s between them. Reset clears the SBK bit. 1 = Transmit break characters 0 = No break characters being transmitted NOTE: Do not toggle the SBK bit immediately after setting the SCTE bit. Toggling SBK too early causes the SCI to send a break character instead of a preamble. MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver but does not affect receiver interrupt flag bits. Reset clears the RE bit. 1 = Receiver enabled 0 = Receiver disabled N O N - D I S C L O S U R E RE -- Receiver enable bit R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) 14.8.3 SCI Control Register 3 SCI control register 3: * Stores the ninth SCI data bit received and the ninth SCI data bit to be transmitted * Enables SCI receiver full (SCRF) * Enables SCI transmitter empty (SCTE) * Enables the following interrupts: - Receiver overrun interrupts - Noise error interrupts - Framing error interrupts - Parity error interrupts Address: $003A Bit 7 Read: 6 R8 5 4 0 0 R R 0 0 T8 Write: R Reset: U U R = Reserved 3 2 1 Bit 0 ORIE NEIE FEIE PEIE 0 0 0 0 U = Unaffected Figure 14-9. SCI Control Register 3 (SCC3) R8 -- Received bit 8 When the SCI is receiving 9-bit characters, R8 is the read-only ninth bit (bit 8) of the received character. R8 is received at the same time that the SCDR receives the other 8 bits. When the SCI is receiving 8-bit characters, R8 is a copy of the eighth bit (bit 7). Reset has no effect on the R8 bit. T8 -- Transmitted bit 8 When the SCI is transmitting 9-bit characters, T8 is the read/write ninth bit (bit 8) of the transmitted character. T8 is loaded into the transmit shift register at the same time that the SCDR is loaded into the transmit shift register. Reset has no effect on the T8 bit. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... NEIE -- Receiver noise error interrupt enable bit This read/write bit enables SCI error CPU interrupt requests generated by the noise error bit, NE. Reset clears NEIE. 1 = SCI error CPU interrupt requests from NE bit enabled 0 = SCI error CPU interrupt requests from NE bit disabled FEIE -- Receiver framing error interrupt enable bit This read/write bit enables SCI error CPU interrupt requests generated by the framing error bit, FE. Reset clears FEIE. 1 = SCI error CPU interrupt requests from FE bit enabled 0 = SCI error CPU interrupt requests from FE bit disabled PEIE -- Receiver parity error interrupt enable bit This read/write bit enables SCI receiver CPU interrupt requests generated by the parity error bit, PE. (See 14.8.4 SCI Status Register 1.) Reset clears PEIE. 1 = SCI error CPU interrupt requests from PE bit enabled 0 = SCI error CPU interrupt requests from PE bit disabled MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T This read/write bit enables SCI error CPU interrupt requests generated by the receiver overrun bit, OR. 1 = SCI error CPU interrupt requests from OR bit enabled 0 = SCI error CPU interrupt requests from OR bit disabled N O N - D I S C L O S U R E ORIE -- Receiver overrun interrupt enable bit R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) 14.8.4 SCI Status Register 1 SCI status register 1 contains flags to signal these conditions: * Transfer of SCDR data to transmit shift register complete * Transmission complete * Transfer of receive shift register data to SCDR complete * Receiver input idle * Receiver overrun * Noisy data * Framing error * Parity error Address: $003B Bit 7 6 5 4 3 2 1 Bit 0 Read: SCTE TC SCRF IDLE OR NF FE PE Write: R R R R R R R R Reset: 1 1 0 0 0 0 0 0 R = Reserved Figure 14-10. SCI Control Register 3 (SCC3) SCTE -- SCI transmitter empty bit This clearable, read-only bit is set when the SCDR transfers a character to the transmit shift register. SCTE can generate an SCI transmitter CPU interrupt request. When the SCTIE bit in SCC2 is set, SCTE generates an SCI transmitter CPU interrupt request. In normal operation, clear the SCTE bit by reading SCS1 with SCTE set and then writing to SCDR. Reset sets the SCTE bit. 1 = SCDR data transferred to transmit shift register 0 = SCDR data not transferred to transmit shift register General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SCRF -- SCI receiver full bit This clearable, read-only bit is set when the data in the receive shift register transfers to the SCI data register. SCRF can generate an SCI receiver CPU interrupt request. When the SCRIE bit in SCC2 is set, SCRF generates a CPU interrupt request. In normal operation, clear the SCRF bit by reading SCS1 with SCRF set and then reading the SCDR. Reset clears SCRF. 1 = Received data available in SCDR 0 = Data not available in SCDR A G R E E M E N T This read-only bit is set when the SCTE bit is set, and no data, preamble, or break character is being transmitted. TC generates an SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also set. TC is cleared automatically when data, preamble, or break is queued and ready to be sent. There may be up to 1.5 transmitter clocks of latency between queueing data, preamble, and break and the transmission actually starting. Reset sets the TC bit. 1 = No transmission in progress 0 = Transmission in progress IDLE -- Receiver idle bit This clearable, read-only bit is set when 10 or 11 consecutive logic 1s appear on the receiver input. IDLE generates an SCI error CPU interrupt request if the ILIE bit in SCC2 is also set. Clear the IDLE bit by reading SCS1 with IDLE set and then reading the SCDR. After the receiver is enabled, it must receive a valid character that sets the SCRF bit before an idle condition can set the IDLE bit. Also, after the IDLE bit has been cleared, a valid character must again set the SCRF bit before an idle condition can set the IDLE bit. Reset clears the IDLE bit. 1 = Receiver input idle 0 = Receiver input active or idle since the IDLE bit was cleared MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... TC -- Transmission complete bit R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. OR -- Receiver overrun bit This clearable, read-only bit is set when software fails to read the SCDR before the receive shift register receives the next character. The OR bit generates an SCI error CPU interrupt request if the ORIE bit in SCC3 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading SCS1 with OR set and then reading the SCDR. Reset clears the OR bit. 1 = Receive shift register full and SCRF = 1 0 = No receiver overrun N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) Software latency may allow an overrun to occur between reads of SCS1 and SCDR in the flag-clearing sequence. Figure 14-11 shows the normal flag-clearing sequence and an example of an overrun caused by a delayed flag-clearing sequence. The delayed read of SCDR does not clear the OR bit because OR was not set when SCS1 was read. Byte 2 caused the overrun and is lost. The next flagclearing sequence reads byte 3 in the SCDR instead of byte 2. In applications that are subject to software latency or in which it is important to know which byte is lost due to an overrun, the flagclearing routine can check the OR bit in a second read of SCS1 after reading the data register. NF -- Receiver noise flag bit This clearable, read-only bit is set when the SCI detects noise on the PTF4/RxD pin. NF generates an NF CPU interrupt request if the NEIE bit in SCC3 is also set. Clear the NF bit by reading SCS1 and then reading the SCDR. Reset clears the NF bit. 1 = Noise detected 0 = No noise detected FE -- Receiver framing error bit This clearable, read-only bit is set when a logic 0 is accepted as the stop bit. FE generates an SCI error CPU interrupt request if the FEIE bit in SCC3 also is set. Clear the FE bit by reading SCS1 with FE set and then reading the SCDR. Reset clears the FE bit. 1 = Framing error detected 0 = No framing error detected General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SCRF = 0 SCRF = 1 SCRF = 0 SCRF = 1 BYTE 2 BYTE 3 BYTE 4 READ SCS1 SCRF = 1 OR = 0 READ SCS1 SCRF = 1 OR = 0 READ SCS1 SCRF = 1 OR = 0 READ SCDR BYTE 1 READ SCDR BYTE 2 READ SCDR BYTE 3 BYTE 1 BYTE 2 SCRF = 0 OR = 0 SCRF = 1 OR = 1 SCRF = 0 OR = 1 SCRF = 1 OR = 1 DELAYED FLAG CLEARING SEQUENCE BYTE 3 BYTE 4 READ SCS1 SCRF = 1 OR = 0 READ SCS1 SCRF = 1 OR = 1 READ SCDR BYTE 1 READ SCDR BYTE 3 Figure 14-11. Flag Clearing Sequence MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T BYTE 1 SCRF = 0 SCRF = 1 NORMAL FLAG CLEARING SEQUENCE SCRF = 1 Freescale Semiconductor, Inc... This clearable, read-only bit is set when the SCI detects a parity error in incoming data. PE generates a PE CPU interrupt request if the PEIE bit in SCC3 is also set. Clear the PE bit by reading SCS1 with PE set and then reading the SCDR. Reset clears the PE bit. 1 = Parity error detected 0 = No parity error detected N O N - D I S C L O S U R E PE -- Receiver parity error bit R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) 14.8.5 SCI Status Register 2 SCI status register 2 contains flags to signal these conditions: * Break character detected * Incoming data Address: $003C Bit 7 6 5 4 3 2 1 Bit 0 Read: 0 0 0 0 0 0 BKF RPF Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 14-12. SCI Status REgister 2 (SCS2) BKF -- Break flag bit This clearable, read-only bit is set when the SCI detects a break character on the PTF4/RxD pin. In SCS1, the FE and SCRF bits are also set. In 9-bit character transmissions, the R8 bit in SCC3 is cleared. BKF does not generate a CPU interrupt request. Clear BKF by reading SCS2 with BKF set and then reading the SCDR. Once cleared, BKF can become set again only after logic 1s again appear on the PTF4/RxD pin followed by another break character. Reset clears the BKF bit. 1 = Break character detected 0 = No break character detected RPF --Reception in progress flag bit This read-only bit is set when the receiver detects a logic 0 during the RT1 time period of the start bit search. RPF does not generate an interrupt request. RPF is reset after the receiver detects false start bits (usually from noise or a baud rate mismatch, or when the receiver detects an idle character. Polling RPF before disabling the SCI module or entering stop mode can show whether a reception is in progress. 1 = Reception in progress 0 = No reception in progress General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The SCI data register is the buffer between the internal data bus and the receive and transmit shift registers. Reset has no effect on data in the SCI data register. $003D Bit 7 6 5 4 3 2 1 Bit 0 Read: R7 R6 R5 R4 R3 R2 R1 R0 Write: T7 T6 T5 T4 T3 T2 T1 T0 Reset: Unaffected by reset Figure 14-13. SCI Data Register (SCDR) R7/T7:R0/T0 -- Receive/transmit data bits Reading address $003D accesses the read-only received data bits, R7:R0. Writing to address $003D writes the data to be transmitted, T7:T0. Reset has no effect on the SCI data register. 14.8.7 SCI Baud Rate Register The baud rate register selects the baud rate for both the receiver and the transmitter. Address: Read: $003E Bit 7 6 0 0 Write: R R Reset: 0 0 R = Reserved 5 4 SCP1 SCP0 3 2 1 Bit 0 SCR2 SCR1 SCR0 0 0 0 0 R 0 0 0 Figure 14-14. SCI Baud Rate Register (SCBR) MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Address: A G R E E M E N T 14.8.6 SCI Data Register R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) SCP1 and SCP0 -- SCI baud rate prescaler bits These read/write bits select the baud rate prescaler divisor as shown in Table 14-5. Reset clears SCP1 and SCP0. Table 14-5. SCI Baud Rate Prescaling SCP1:SCP0 Prescaler divisor (PD) 00 1 01 3 10 4 11 13 SCR2-SCR0 -- SCI baud rate select bits These read/write bits select the SCI baud rate divisor as shown in Table 14-6. Reset clears SCR2-SCR0. Table 14-6. SCI Baud Rate Selection SCR2:SCR1:SCR0 Baud rate divisor (BD) 000 1 001 2 010 4 011 8 100 16 101 32 110 64 111 128 Use these formula to calculate the SCI baud rate: IT12 Baud rate = -----------------------------------64 x PD x BD where: IT12 = clock source PD = prescaler divisor BD = baud rate divisor Table 14-7 shows the SCI baud rates that can be generated with a 4.9152-MHz crystal. General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Prescaler divisor (PD) SCR2:SCR1:SCR0 Baud rate divisor (BD) Baud rate (fBus = 4.9152 MHz) 00 1 000 1 153,600 00 1 001 2 76,800 00 1 010 4 38,400 00 1 011 8 19,200 00 1 100 16 9600 00 1 101 32 4800 00 1 110 64 2400 00 1 111 128 1200 01 3 000 1 51,200 01 3 001 2 25,600 01 3 010 4 12,800 01 3 011 8 6400 01 3 100 16 3200 01 3 101 32 1600 01 3 110 64 800 01 3 111 128 400 10 4 000 1 38,400 10 4 001 2 19,200 10 4 010 4 9600 10 4 011 8 4800 10 4 100 16 2400 10 4 101 32 1200 10 4 110 64 600 10 4 111 128 300 11 13 000 1 11,816 11 13 001 2 5908 11 13 010 4 2954 11 13 011 8 1478 11 13 100 16 738 11 13 101 32 370 11 13 110 64 184 11 13 111 128 92 MC68HC908MR24 -- Rev. 1.0 General Release Specification Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T SCP1:SCP0 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Table 14-7. SCI Baud Rate Selection Examples R E Q U I R E D Serial Communications Interface Module (SCI) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Serial Communications Interface Module (SCI) General Release Specification MC68HC908MR24 -- Rev. 1.0 Serial Communications Interface Module (SCI) For More Information On This Product, Go to: www.freescale.com General Release Specification -- MC68HC908MR24 Section 15. Input/Output (I/O) Ports 15.1 Contents 15.3 Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332 15.3.1 Port A Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332 15.3.2 Data Direction Register A . . . . . . . . . . . . . . . . . . . . . . . . .333 15.4 Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335 15.4.1 Port B Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .335 15.4.2 Data Direction Register B . . . . . . . . . . . . . . . . . . . . . . . . .336 15.5 Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338 15.5.1 Port C Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .338 15.5.2 Data Direction Register C . . . . . . . . . . . . . . . . . . . . . . . . .339 15.6 Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .341 15.7 Port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342 15.7.1 Port E Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .342 15.7.2 Data Direction Register E . . . . . . . . . . . . . . . . . . . . . . . . .343 15.8 Port F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345 15.8.1 Port F Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .345 15.8.2 Data Direction Register F . . . . . . . . . . . . . . . . . . . . . . . . .346 MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .330 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 15.2 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports 15.2 Introduction Thirty-seven bidirectional input-output (I/O) pins and seven input pins form eight parallel ports. All I/O pins are programmable as inputs or outputs. NOTE: Addr. Connect any unused I/O pins to an appropriate logic level, either VDD or VSS. Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage. Register Name Bit 7 6 5 4 3 2 1 Bit 0 PTA7 PTA6 PTA5 PTA4 PTA3 PTA2 PTA1 PTA0 PTB2 PTB1 PTB0 PTC2 PTC1 PTC0 Read: $0000 Port A Data Register (PTA) Write: Reset: Unaffected by reset Read: $0001 Port B Data Register (PTB) PTB7 PTB6 PTB5 Reset: $0002 Port C Data Register (PTC) Port D Data Register (PTD) PTB3 Unaffected by reset Read: 0 Write: R PTC6 PTC5 Reset: $0003 PTB4 Write: PTC4 PTC3 Unaffected by reset Read: 0 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0 Write: R R R R R R R R Reset: Unaffected by reset Read: $0004 Data Direction Register A (DDRA) DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0 Write: Reset: 0 0 0 0 0 0 0 0 Read: $0005 Data Direction Register B (DDRB) DDRB7 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0 Write: Reset: 0 0 0 0 = Unimplemented 0 R 0 0 0 = Reserved Figure 15-1. I/O Port Register Summary General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... $0007 Bit 7 Data Direction Register C (DDRC) Data Direction RegisterD (DDRD) 6 5 4 3 2 1 Bit 0 Read: 0 Write: R Reset: 0 0 0 0 0 0 0 0 Read: 0 0 0 0 0 0 0 0 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 PTE7 PTE6 PTE5 PTE4 PTE3 PTE2 PTE1 PTE0 PTF2 PTF1 PTF0 DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0 Read: $0008 Port E Data Register (PTE) Write: Reset: $0009 Port F Data Register (PTF) Unaffected by reset Read: 0 0 Write: R R PTF5 Reset: $000A Unimplemented $000B Unimplemented $000C Data Direction Register E (DDRE) PTF4 PTF3 Unaffected by reset Read: $000D Data Direction Register F (DDRF) DDRE7 DDRE6 DDRE5 DDRE4 DDRE3 DDRE2 DDRE1 DDRE0 Write: Reset: 0 0 Read: 0 0 Write: R R Reset: 0 0 0 0 0 0 DDRF5 DDRF4 DDRF3 DDRF2 DDRF1 DDRF0 0 0 0 0 0 0 = Unimplemented R = Reserved Figure 15-1. I/O Port Register Summary (Continued) MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T $0006 Register Name N O N - D I S C L O S U R E Addr. R E Q U I R E D Input/Output (I/O) Ports Introduction Freescale Semiconductor, Inc. 15.3 Port A Port A is an 8-bit, general-purpose, bidirectional I/O port. 15.3.1 Port A Data Register The port A data register contains a data latch for each of the eight port A pins. Address: $0000 Bit 7 6 5 4 3 2 1 Bit 0 PTA7 PTA6 PTA5 PTA4 PTA3 PTA2 PTA1 PTA0 Read: Write: Reset: Unaffected by reset Figure 15-2. Port A Data Register (PTA) PTA[7:0] -- Port A data bits These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 15.3.2 Data Direction Register A Data direction register A determines whether each port A pin is an input or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a logic 0 disables the output buffer. Address: $0004 Bit 7 6 5 4 3 2 1 Bit 0 DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0 0 0 0 0 0 0 0 0 R E Q U I R E D Input/Output (I/O) Ports Port A Figure 15-3. Data Direction Register A (DDRA) DDRA[7:0] -- Data direction register A bits These read/write bits control port A data direction. Reset clears DDRA[7:0], configuring all port A pins as inputs. 1 = Corresponding port A pin configured as output 0 = Corresponding port A pin configured as input NOTE: Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1. Figure 15-4 shows the port A I/O logic. READ DDRA ($0004) WRITE DDRA ($0004) RESET DDRAx WRITE PTA ($0000) PTAx PTAx READ PTA ($0000) Figure 15-4. Port A I/O Circuit MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Reset: N O N - D I S C L O S U R E Write: INTERNAL DATA BUS Freescale Semiconductor, Inc... Read: Freescale Semiconductor, Inc. When bit DDRAx is a logic 1, reading address $0000 reads the PTAx data latch. When bit DDRAx is a logic 0, reading address $0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 15-1 summarizes the operation of the port A pins. Table 15-1. Port A Pin Functions DDRA bit PTA Bit I/O pin mode Accesses to DDRA Accesses to PTA Read/Write Read Write 0 X(1) Input, Hi-Z(2) DDRA[7:0] Pin PTA[7:0](3) 1 X Output DDRA[7:0] PTA[7:0] PTA[7:0] 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 15.4.1 Port B Data Register Freescale Semiconductor, Inc... The port B data register contains a data latch for each of the eight port B pins. Address: $0001 Bit 7 6 5 4 3 2 1 Bit 0 PTB7 PTB6 PTB5 PTB4 PTB3 PTB2 PTB1 PTB0 Read: Write: Reset: Unaffected by reset Figure 15-5. Port B Data Register (PTB) PTB[7:0] -- Port B data bits These read/write bits are software-programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data. MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Port B is an 8-bit general-purpose bidirectional I/O port that shares its pins with the analog-to-digital convertor (ADC) module. N O N - D I S C L O S U R E 15.4 Port B R E Q U I R E D Input/Output (I/O) Ports Port B Freescale Semiconductor, Inc. R E Q U I R E D Input/Output (I/O) Ports 15.4.2 Data Direction Register B Data direction register B determines whether each port B pin is an input or an output. Writing a logic 1 to a DDRB bit enables the output buffer for the corresponding port B pin; a logic 0 disables the output buffer. Address: $0005 Bit 7 6 5 4 3 2 1 Bit 0 DDRB7 DDRB6 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0 0 0 0 0 0 0 0 0 Write: Reset: Figure 15-6. Data Direction Register B (DDRB) DDRB[7:0] -- Data direction register B bits These read/write bits control port B data direction. Reset clears DDRB[7:0], configuring all port B pins as inputs. 1 = Corresponding port B pin configured as output 0 = Corresponding port B pin configured as input NOTE: Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1. Figure 15-7 shows the port B I/O logic. READ DDRB ($0005) WRITE DDRB ($0005) INTERNAL DATA BUS N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Read: RESET DDRBx WRITE PTB ($0001) PTBx PTBx READ PTB ($0001) Figure 15-7. Port B I/O Circuit General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Table 15-2. Port B Pin Functions PTB bit I/O pin mode Accesses to DDRB Accesses to PTB Read/Write Read Write 0 X(1) Input, Hi-Z(2) DDRB[7:0] Pin PTB[7:0](3) 1 X Output DDRB[7:0] PTB[7:0] PTB[7:0] 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... DDRB bit A G R E E M E N T When bit DDRBx is a logic 1, reading address $0001 reads the PTBx data latch. When bit DDRBx is a logic 0, reading address $0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 15-2 summarizes the operation of the port B pins. R E Q U I R E D Input/Output (I/O) Ports Port B MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 15.5 Port C Port C is a 7-bit general-purpose bidirectional I/O port that shares two of its pins with the analog-to-digital convertor module (ADC). 15.5.1 Port C Data Register The port C data register contains a data latch for each of the seven port C pins. Address: $0002 Bit 7 Read: 0 Write: R 6 5 4 3 2 1 Bit 0 PTC6 PTC5 PTC4 PTC3 PTC2 PTC1 PTC0 Reset: Unaffected by reset R = Reserved Figure 15-8. Port C Data Register (PTC) PTC[6:0] -- Port C data bits N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports These read/write bits are software-programmable. Data direction of each port C pin is under the control of the corresponding bit in data direction register C. Reset has no effect on port C data. General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Address: $0006 Read: 0 Write: R Reset: 0 R 6 5 4 3 2 1 Bit 0 DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0 0 0 0 0 0 0 0 = Reserved Figure 15-9. Data Direction Register C (DDRC) DDRC[6:0] -- Data direction register C bits These read/write bits control port C data direction. Reset clears DDRC[6:0], configuring all port C pins as inputs. 1 = Corresponding port C pin configured as output 0 = Corresponding port C pin configured as input NOTE: Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1. Figure 15-10 shows the port C I/O logic. READ DDRC ($0006) WRITE DDRC ($0006) INTERNAL DATA BUS Freescale Semiconductor, Inc... Bit 7 RESET DDRCx WRITE PTC ($0002) PTCx PTCx READ PTC ($0002) Figure 15-10. Port C I/O Circuit MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Data direction register C determines whether each port C pin is an input or an output. Writing a logic 1 to a DDRC bit enables the output buffer for the corresponding port C pin; a logic 0 disables the output buffer. N O N - D I S C L O S U R E 15.5.2 Data Direction Register C R E Q U I R E D Input/Output (I/O) Ports Port C Freescale Semiconductor, Inc. When bit DDRCx is a logic 1, reading address $0002 reads the PTCx data latch. When bit DDRCx is a logic 0, reading address $0002 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 15-3 summarizes the operation of the port C pins. Table 15-3. Port C Pin Functions DDRC bit PTC bit I/O pin mode Accesses to DDRC Accesses to PTC Read/Write Read Write 0 X(1) Input, Hi-Z(2) DDRC[6:0] Pin PTC[6:0](3) 1 X Output DDRC[6:0] PTC[6:0] PTC[6:0] 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Port D is a 7-bit, input-only port that shares its pins with the pulse width modulator for motor control module (PMC). The port D data register contains a data latch for each of the seven port pins. $0003 Bit 7 6 5 4 3 2 1 Bit 0 Read: 0 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0 Write: R R R R R R R R Reset: Unaffected by reset R = Reserved Figure 15-11. Port D Data Register (PTD) PTD[6:0] -- Port D data bits These read/write bits are software programmable. Reset has no effect on port D data. READ PTD ($0003) PTDx Figure 15-12. Port D Input Circuit Reading address $0003 reads the voltage level on the pin. Table 15-4 summarizes the operation of the port D pins. MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Figure 15-12 shows the port D input logic. INTERNAL DATA BUS Freescale Semiconductor, Inc... Address: A G R E E M E N T 15.6 Port D R E Q U I R E D Input/Output (I/O) Ports Port D Freescale Semiconductor, Inc. R E Q U I R E D Input/Output (I/O) Ports Table 15-4. Port D Pin Functions PTD bit Accesses to PTD Pin mode X(1) Input, Hi-Z(2) Read Write Pin PTD[6:0](3) 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T 15.7 Port E Port E is an 8-bit, special function port that shares five of its pins with the timer interface module (TIM) and two of its pins with the serial communications interface module (SCI). 15.7.1 Port E Data Register The port E data register contains a data latch for each of the eight port E pins. Address: $0008 Bit 7 6 5 4 3 2 1 Bit 0 PTE7 PTE6 PTE5 PTE4 PTE3 PTE2 PTE1 PTE0 Read: Write: Reset: Unaffected by reset Figure 15-13. Data Direction Register B (DDRB) PTE[7:0] -- Port E data bits PTE[7:0] are read/write, software-programmable bits. Data direction of each port E pin is under the control of the corresponding bit in data direction register E. NOTE: Data direction register E (DDRE) does not affect the data direction of port E pins that are being used by the TIMA or TIMB. However, the DDRE bits always determine whether reading port E returns the states of the latches or the states of the pins. General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 15.7.2 Data Direction Register E Data direction register E determines whether each port E pin is an input or an output. Writing a logic 1 to a DDRE bit enables the output buffer for the corresponding port E pin; a logic 0 disables the output buffer. Address: $000C Bit 7 6 5 4 3 2 1 Bit 0 DDRE7 DDRE6 DDRE5 DDRE4 DDRE3 DDRE2 DDRE1 DDRE0 0 0 0 0 0 0 0 0 R E Q U I R E D Input/Output (I/O) Ports Port E Figure 15-14. Data Direction Register 3 (DDRE) DDRE[7:0] -- Data direction register E bits These read/write bits control port E data direction. Reset clears DDRE[7:0], configuring all port E pins as inputs. 1 = Corresponding port E pin configured as output 0 = Corresponding port E pin configured as input NOTE: Avoid glitches on port E pins by writing to the port E data register before changing data direction register E bits from 0 to 1. Figure 15-15 shows the port E I/O logic. READ DDRE ($000C) WRITE DDRE ($000C) RESET DDREx WRITE PTE ($0008) PTEx PTEx READ PTE ($0008) Figure 15-15. Port E I/O Circuit MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Reset: N O N - D I S C L O S U R E Write: INTERNAL DATA BUS Freescale Semiconductor, Inc... Read: Freescale Semiconductor, Inc. When bit DDREx is a logic 1, reading address $0008 reads the PTEx data latch. When bit DDREx is a logic 0, reading address $0008 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 15-5 summarizes the operation of the port E pins. Table 15-5. Port E Pin Functions DDRE bit PTE bit I/O pin mode Accesses to DDRE Accesses to PTE Read/Write Read Write 0 X(1) Input, Hi-Z(2) DDRE[7:0] Pin PTE[7:0](3) 1 X Output DDRE[7:0] PTE[7:0] PTE[7:0] 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 15.8.1 Port F Data Register The port F data register contains a data latch for each of the six port F pins. Address: $0009 Bit 7 6 Read: 0 0 Write: R R 5 4 3 2 1 Bit 0 PTF5 PTF4 PTF3 PTF2 PTF1 PTF0 Reset: Unaffected by reset R = Reserved Figure 15-16. Port F Data Register (PTF) PTF[5:0] -- Port F data bits These read/write bits are software programmable. Data direction of each port F pin is under the control of the corresponding bit in data direction register F. Reset has no effect on PTF[5:0]. NOTE: Data direction register F (DDRF) does not affect the data direction of port F pins that are being used by the SPI or SCI module. However, the DDRF bits always determine whether reading port F returns the states of the latches or the states of the pins. MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Port F is a 6-bit special function port that shares four of its pins with the serial peripheral interface module (SPI) and two pins with the serial communications interface (SCI). N O N - D I S C L O S U R E 15.8 Port F R E Q U I R E D Input/Output (I/O) Ports Port F Freescale Semiconductor, Inc. 15.8.2 Data Direction Register F Data direction register F determines whether each port F pin is an input or an output. Writing a logic 1 to a DDRF bit enables the output buffer for the corresponding port F pin; a logic 0 disables the output buffer. Address: $000D Bit 7 6 Read: 0 0 Write: R R 5 4 3 2 1 Bit 0 DDRF5 DDRF4 DDRF3 DDRF2 DDRF1 DDRF0 0 0 0 0 0 0 Read: R = Reserved Figure 15-17. Data Direction Register F (DDRF) DDRF[5:0] -- Data direction register F bits These read/write bits control port F data direction. Reset clears DDRF[5:0], configuring all port F pins as inputs. 1 = Corresponding port F pin configured as output 0 = Corresponding port F pin configured as input NOTE: Avoid glitches on port F pins by writing to the port F data register before changing data direction register F bits from 0 to 1. Figure 15-18 shows the port F I/O logic. READ DDRF ($000D) WRITE DDRF ($000D) INTERNAL DATA BUS N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports RESET DDRFx WRITE PTF ($0009) PTFx PTFx READ PTF ($0009) Figure 15-18. Port F I/O Circuit General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Table 15-6. Port F Pin Functions PTF bit I/O pin mode Accesses to DDRF Accesses to PTF Read/Write Read Write 0 X(1) Input, Hi-Z(2) DDRF[6:0] Pin PTF[6:0](3) 1 X Output DDRF[6:0] PTF[6:0] PTF[6:0] 1. X = don't care 2. Hi-Z = high impedance 3. Writing affects data register, but does not affect input. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... DDRF bit A G R E E M E N T When bit DDRFx is a logic 1, reading address $0009 reads the PTFx data latch. When bit DDRFx is a logic 0, reading address $0009 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 15-6 summarizes the operation of the port F pins. R E Q U I R E D Input/Output (I/O) Ports Port F MC68HC908MR24 -- Rev. 1.0 General Release Specification Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Input/Output (I/O) Ports General Release Specification MC68HC908MR24 -- Rev. 1.0 Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 16.1 Contents 16.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .349 16.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .350 16.4 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.1 CGMXCLK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.2 COPCTL Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.3 Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .351 16.4.4 Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.4.5 Reset Vector Fetch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.4.6 COPD (COP Disable) . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.5 COP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.6 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352 16.7 Monitor Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353 16.8 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .353 16.9 COP Module During Break Mode . . . . . . . . . . . . . . . . . . . . . .353 16.2 Introduction This section describes the computer operating properly module (COP, version B), a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by periodically clearing the COP counter. MC68HC908MR24 -- Rev. 1.0 General Release Specification Computer Operating Properly (COP) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 16. Computer Operating Properly (COP) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 16.3 Functional Description Figure 16-1 shows the structure of the COP module. SIM SIM RESET STATUS REGISTER CLEAR BITS 12-4 CLEAR ALL BITS Freescale Semiconductor, Inc... N O N - D I S C L O S U R E SIM RESET CIRCUIT 13-BIT SIM COUNTER CGMXCLK A G R E E M E N T R E Q U I R E D Computer Operating Properly (COP) INTERNAL RESET SOURCES(1) RESET VECTOR FETCH COPCTL WRITE COP MODULE 6-BIT COP COUNTER COPD (FROM MOR) RESET COPCTL WRITE CLEAR COP COUNTER NOTE 1. See 7.4.2 Active Resets from Internal Sources. Figure 16-1. COP Block Diagram Addr. $FFFF Register Name Bit 7 Read: COP Control Register Write: (COPCTL) Reset: 6 5 4 3 2 1 Bit 0 Low byte of reset vector Clear COP counter Unaffected by reset Figure 16-2. COP I/O Register Summary General Release Specification MC68HC908MR24 -- Rev. 1.0 Computer Operating Properly (COP) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. NOTE: Place COP clearing instructions in the main program and not in an interrupt subroutine. Such an interrupt subroutine could keep the COP from generating a reset even while the main program is not working properly. 16.4 I/O Signals The following paragraphs describe the signals shown in Figure 16-1. 16.4.1 CGMXCLK CGMXCLK is the crystal oscillator output signal. CGMXCLK frequency is equal to the crystal frequency. 16.4.2 COPCTL Write Writing any value to the COP control register (COPCTL) (see 16.5 COP Control Register) clears the COP counter and clears bits 12 through 4 of the SIM counter. Reading the COP control register returns the reset vector. 16.4.3 Power-On Reset The power-on reset (POR) circuit in the SIM clears the SIM counter 4096 CGMXCLK cycles after power-up. MC68HC908MR24 -- Rev. 1.0 General Release Specification Computer Operating Properly (COP) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the COP bit in the SIM reset status register (SRSR) (see 7.7.3 SIM Reset Status Register). A G R E E M E N T The COP counter is a free-running, 6-bit counter preceded by the 13-bit system integration module (SIM) counter. If not cleared by software, the COP counter overflows and generates an asynchronous reset after 218 - 24 CGMXCLK cycles. With a 4.9152-MHz crystal, the COP timeout period is 53.3 ms. Writing any value to location $FFFF before overflow occurs clears the COP counter and prevents reset. R E Q U I R E D Computer Operating Properly (COP) I/O Signals Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Computer Operating Properly (COP) 16.4.4 Internal Reset An internal reset clears the SIM counter and the COP counter. 16.4.5 Reset Vector Fetch A reset vector fetch occurs when the vector address appears on the data bus. A reset vector fetch clears the SIM counter. 16.4.6 COPD (COP Disable) The COPD signal reflects the state of the COP disable bit (COPD) in the configuration register (CONFIG). (See Section 5. Mask Option Register (MOR).) 16.5 COP Control Register The COP control register is located at address $FFFF and overlaps the reset vector. Writing any value to $FFFF clears the COP counter and starts a new timeout period. Reading location $FFFF returns the low byte of the reset vector. Address: $FFFF Bit 7 6 5 4 3 2 Read: Low byte of reset vector Write: Clear COP counter Reset: Unaffected by reset 1 Bit 0 Figure 16-3. COP Control Register (COPCTL) 16.6 Interrupts The COP does not generate CPU interrupt requests. General Release Specification MC68HC908MR24 -- Rev. 1.0 Computer Operating Properly (COP) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. The COP is disabled in monitor mode when VDD + VHI is present on the IRQ1/VPP pin or on the RST pin. 16.8 Wait Mode The COP continues to operate during wait mode. 16.9 COP Module During Break Mode The COP is disabled during a break interrupt when VDD + VHI is present on the RST pin. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... The WAIT instruction puts the MCU in low power-consumption standby mode. A G R E E M E N T 16.7 Monitor Mode R E Q U I R E D Computer Operating Properly (COP) Monitor Mode MC68HC908MR24 -- Rev. 1.0 General Release Specification Computer Operating Properly (COP) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Computer Operating Properly (COP) General Release Specification MC68HC908MR24 -- Rev. 1.0 Computer Operating Properly (COP) For More Information On This Product, Go to: www.freescale.com Section 17. External Interrupt (IRQ) 17.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355 17.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .355 17.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .356 17.5 IRQ1/VPP Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .359 17.6 IRQ Module During Break Mode. . . . . . . . . . . . . . . . . . . . . . .360 17.7 IRQ Status and Control Register . . . . . . . . . . . . . . . . . . . . . .361 17.2 Introduction This section describes the external interrupt module (INTIRQ1, version A), which supports external interrupt functions. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 17.1 Contents 17.3 Features Features of the IRQ module include: * A dedicated external interrupt pin, IRQ1 * Hysteresis buffers MC68HC908MR24 -- Rev. 1.0 General Release Specification External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 17.4 Functional Description A logic 0 applied to any of the external interrupt pins can latch a CPU interrupt request. Figure 17-1 shows the structure of the IRQ module. Interrupt signals on the IRQ1 pin are latched into the IRQ1 latch. An interrupt latch remains set until one of the following actions occurs: N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D External Interrupt (IRQ) * Vector fetch -- A vector fetch automatically generates an interrupt acknowledge signal that clears the latch that caused the vector fetch. * Software clear -- Software can clear an interrupt latch by writing to the appropriate acknowledge bit in the interrupt status and control register (ISCR). Writing a logic 1 to the ACK1 bit clears the IRQ1 latch. * Reset -- A reset automatically clears both interrupt latches. ACK1 VDD D CLR Q CK IRQ1 SYNCHRONIZER IRQ1 INTERRUPT REQUEST HIGH VOLTAGE DETECT TO MODE SELECT LOGIC IRQ1 LATCH IMASK1 MODE1 Figure 17-1. IRQ Module Block Diagram Addr. $003F Register Name IRQ Status/Control Register (ISCR) Bit 7 6 5 4 Read: 0 0 0 0 Write: R R R R Reset: 0 0 0 0 R 3 IRQ1F 0 2 0 ACK1 0 1 Bit 0 IMASK1 MODE1 0 0 = Reserved Figure 17-2. IRQ I/O Register Summary General Release Specification MC68HC908MR24 -- Rev. 1.0 External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. When the interrupt pin is edge-triggered only, the interrupt latch remains set until a vector fetch, software clear, or reset occurs. * Vector fetch, software clear, or reset * Return of the interrupt pin to logic 1 The vector fetch or software clear can occur before or after the interrupt pin returns to logic 1. As long as the pin is low, the interrupt request remains pending. When set, the IMASK1 bit in the ISCR mask all external interrupt requests. A latched interrupt request is not presented to the interrupt priority logic unless the IMASK bit is clear. NOTE: The interrupt mask (I) in the condition code register (CCR) masks all interrupt requests, including external interrupt requests. (See Figure 17-3.) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... When the interrupt pin is both falling-edge and low-level-triggered, the interrupt latch remains set until both of the following occur: A G R E E M E N T The external interrupt pins are falling-edge-triggered and are softwareconfigurable to be both falling-edge and low-level-triggered. The MODE1 bit in the ISCR controls the triggering sensitivity of the IRQ1 pin. R E Q U I R E D External Interrupt (IRQ) Functional Description MC68HC908MR24 -- Rev. 1.0 General Release Specification External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D External Interrupt (IRQ) FROM RESET YES I BIT SET? NO Freescale Semiconductor, Inc... A G R E E M E N T INTERRUPT? YES NO STACK CPU REGISTERS. SET I BIT LOAD PC WITH INTERRUPT VECTOR N O N - D I S C L O S U R E FETCH NEXT INSTRUCTION SWI INSTRUCTION? YES NO RTI INSTRUCTION? YES UNSTACK CPU REGISTERS NO EXECUTE INSTRUCTION Figure 17-3. IRQ Interrupt Flowchart General Release Specification MC68HC908MR24 -- Rev. 1.0 External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... If the MODE1 bit is set, the IRQ1 pin is both falling-edge-sensitive and low-level-sensitive. With MODE1 set, both of these actions must occur to clear the IRQ1 latch: * Vector fetch, software clear, or reset -- A vector fetch generates an interrupt acknowledge signal to clear the latch. Software can generate the interrupt acknowledge signal by writing a logic 1 to the ACK1 bit in the interrupt status and control register (ISCR). The ACK1 bit is useful in applications that poll the IRQ1 pin and require software to clear the IRQ1 latch. Writing to the ACK1 bit can also prevent spurious interrupts due to noise. Setting ACK1 does not affect subsequent transitions on the IRQ1 pin. A falling edge that occurs after writing to the ACK1 bit latches another interrupt request. If the IRQ1 mask bit, IMASK1, is clear, the CPU loads the program counter with the vector address at locations $FFFA and $FFFB. * Return of the IRQ1 pin to logic 1 -- As long as the IRQ1 pin is at logic 0, the IRQ1 latch remains set. The vector fetch or software clear and the return of the IRQ1 pin to logic 1 can occur in any order. The interrupt request remains pending as long as the IRQ1 pin is at logic 0. If the MODE1 bit is clear, the IRQ1 pin is falling-edge-sensitive only. With MODE1 clear, a vector fetch or software clear immediately clears the IRQ1 latch. Use the BIH or BIL instruction to read the logic level on the IRQ1 pin. NOTE: When using the level-sensitive interrupt trigger, avoid false interrupts by masking interrupt requests in the interrupt routine. MC68HC908MR24 -- Rev. 1.0 General Release Specification External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T A logic 0 on the IRQ1 pin can latch an interrupt request into the IRQ1 latch. A vector fetch, software clear, or reset clears the IRQ1 latch. N O N - D I S C L O S U R E 17.5 IRQ1 Pin R E Q U I R E D External Interrupt (IRQ) IRQ1 Pin Freescale Semiconductor, Inc. 17.6 IRQ Module During Break Mode The system integration module (SIM) controls whether the IRQ1 interrupt latch can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear the latches during the break state. (See 7.7.4 SIM Break Flag Control Register.) To allow software to clear the IRQ1 latch during a break interrupt, write a logic 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state. To protect the latches during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), writing to the ACK1 bit in the IRQ status and control register during the break state has no effect on the IRQ latches. (See 17.7 IRQ Status and Control Register.) N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D External Interrupt (IRQ) General Release Specification MC68HC908MR24 -- Rev. 1.0 External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. R E Q U I R E D External Interrupt (IRQ) IRQ Status and Control Register 17.7 IRQ Status and Control Register The IRQ status and control register (ISCR) has these functions: * Clears the IRQ1 interrupt latch * Masks IRQ1 interrupt requests * Controls triggering sensitivity of the IRQ1 interrupt pin Bit 7 6 5 4 0 0 0 0 3 2 R R R R Reset: 0 0 0 0 R Bit 0 IMASK1 MODE1 0 0 0 IRQ1F Write: 1 ACK1 0 0 = Reserved Figure 17-4. IRQ Status and Control Register (ISCR) ACK1 -- IRQ1 interrupt request acknowledge bit Writing a logic 1 to this write-only bit clears the IRQ1 latch. ACK1 always reads as logic 0. Reset clears ACK1. A G R E E M E N T Read: $003F IMASK1 -- IRQ1 interrupt mask bit Writing a logic 1 to this read/write bit disables IRQ1 interrupt requests. Reset clears IMASK1. 1 = IRQ1 interrupt requests disabled 0 = IRQ1 interrupt requests enabled MODE1 -- IRQ1 edge/level select bit This read/write bit controls the triggering sensitivity of the IRQ1 pin. Reset clears MODE1. 1 = IRQ1 interrupt requests on falling edges and low levels 0 = IRQ1 interrupt requests on falling edges only IRQ1F -- IRQ1 flag This read-only bit acts as a status flag, indicating an IRQ1 event occurred. 1 = External IRQ1 event occurred 0 = External IRQ1 event did not occur MC68HC908MR24 -- Rev. 1.0 General Release Specification External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Address: Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D External Interrupt (IRQ) General Release Specification MC68HC908MR24 -- Rev. 1.0 External Interrupt (IRQ) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 18.1 Contents 18.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363 18.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .363 18.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .364 18.4.1 Polled LVI Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.4.2 Forced Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.4.3 False Reset Protection . . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.4.4 LVI Trip Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .365 18.5 LVI Status and Control Register . . . . . . . . . . . . . . . . . . . . . . .366 18.6 LVI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367 18.7 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .367 18.2 Introduction This section describes the low-voltage inhibit module (LVI42 or LVI45, version A), which monitors the voltage on the VDD pin and can force a reset when the VDD voltage falls to the LVI trip voltage. 18.3 Features Features of the LVI module include: * Programmable LVI reset * Programmable power consumption * Digital filtering of VDD pin level * Selectable LVI trip voltage MC68HC908MR24 -- Rev. 1.0 General Release Specification Low-Voltage Inhibit (LVI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 18. Low-Voltage Inhibit (LVI) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 18.4 Functional Description Figure 18-1 shows the structure of the LVI module. The LVI is enabled out of reset. The LVI module contains a bandgap reference circuit and comparator. The LVI power bit, LVIPWR, enables the LVI to monitor VDD voltage. The LVI reset bit, LVIRST, enables the LVI module to generate a reset when VDD falls below a voltage, VLVRX, and remains at or below that level for nine or more consecutive CGMXCLK. VLVRX and VLVHX are determined by the TRPSEL bit in the LVISCR (see Figure 18-2). LVIPWR and LVIRST are in the mask option register (MOR). (See Section 5. Mask Option Register (MOR).) Once an LVI reset occurs, the MCU remains in reset until VDD rises above a voltage, VLVRX + VLVHX. VDD must be above VLVRX + VLVHX for only one CPU cycle to bring the MCU out of reset. (See 7.4.2.5 Low-Voltage Inhibit (LVI) Reset.) The output of the comparator controls the state of the LVIOUT flag in the LVI status register (LVISCR). N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Low-Voltage Inhibit (LVI) An LVI reset also drives the RST pin low to provide low-voltage protection to external peripheral devices. (See 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%).) VDD LVIPWR FROM CONFIG FROM CONFIG CPU CLOCK LOW VDD DETECTOR VDD > LVITRIP = 0 LVIRST VDD DIGITAL FILTER LVI RESET VDD < LVITRIP = 1 TRPSEL FROM LVISCR ANLGTRIP LVIOUT Figure 18-1. LVI Module Block Diagram Addr. $FE0F Register Name Bit 7 Read: LVIOUT LVI Status and Control Register Write: R (LVISCR) Reset: 0 R 6 0 R 5 TRPSEL 0 0 4 3 2 1 Bit 0 0 0 0 0 0 R R R R R 0 0 0 0 0 = Reserved Figure 18-2. LVI I/O Register Summary General Release Specification MC68HC908MR24 -- Rev. 1.0 Low-Voltage Inhibit (LVI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. 18.4.1 Polled LVI Operation In applications that can operate at VDD levels below VLVRX, software can monitor VDD by polling the LVIOUT bit. In the configuration register, the LVIPWR bit must be at logic 0 to enable the LVI module, and the LVIRST bit must be at logic 1 to disable LVI resets. (See Section 5. Mask Option Register (MOR).) TRPSEL in the LVISCR selects VLVRX. R E Q U I R E D Low-Voltage Inhibit (LVI) Functional Description 18.4.3 False Reset Protection The VDD pin level is digitally filtered to reduce false resets due to power supply noise. In order for the LVI module to reset the MCU,VDD must remain at or below VLVRX for nine or more consecutive CPU cycles. VDD must be above VLVRX + VLVHX for only one CPU cycle to bring the MCU out of reset. TRPSEL in the LVISCR selects VLVRX + VLVHX. 18.4.4 LVI Trip Selection The TRPSEL bit allows the user to chose between 5% and 10% tolerance when monitoring the supply voltage. The 10% option is enabled out of reset. Writing a logic 1 to TRPSEL will enable 5% option. NOTE: The microcontroller is guaranteed to operate at a minimum supply voltage. The trip point (VLVR1 or VLVR2) may be lower than this. See 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%). MC68HC908MR24 -- Rev. 1.0 General Release Specification Low-Voltage Inhibit (LVI) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T In applications that require VDD to remain above VLVRX, enabling LVI resets allows the LVI module to reset the MCU when VDD falls to the VLVRX level and remains at or below that level for nine or more consecutive CPU cycles. In the MOR, the LVIPWR and LVIRST bits must be at logic 0 to enable the LVI module and to enable LVI resets. TRPSEL in the LVISCR selects VLVRX. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 18.4.2 Forced Reset Operation Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Low-Voltage Inhibit (LVI) 18.5 LVI Status and Control Register The LVI status register flags VDD voltages below the VLVRX level. Address: Read: $FE0F Bit 7 6 LVIOUT 0 5 4 3 2 1 Bit 0 0 0 0 0 0 R R R R R 0 0 0 0 0 TRPSEL Write: R R Reset: 0 0 R 0 = Reserved Figure 18-3. LVI Satus and Control Register (LVISCR) LVIOUT -- LVI output bit This read-only flag becomes set when the VDD voltage falls below the VLVRX voltage for 32 to 40 CGMXCLK cycles. (See Table 18-1.) Reset clears the LVIOUT bit. Table 18-1. LVIOUT Bit Indication VDD For number of CGMXCLK cycles: LVIOUT At level: VDD > VLVRX + VLVHX ANY 0 VDD < VLVRX < 32 CGMXCLK CYCLES 0 VDD < VLVRX between 32 & 40 CGMXCLK cycles 0 or 1 VDD < VLVRX > 40 CGMXCLK cycles 1 VLVRX < VDD < VLVRX + VLVHX ANY Previous value TRPSEL -- LVI trip select bit This bit selects the LVI trip point. Reset clears this bit. 1 = 5% tolerance. The trip point and recovery point are determined by VLVR2 and VLVH2 respectively. General Release Specification MC68HC908MR24 -- Rev. 1.0 Low-Voltage Inhibit (LVI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. NOTE: If LVIRST and LVIPWR are at logic 0, note that when changing the tolerence, LVI reset will be generated if the supply voltage is below the trip point. The LVI module does not generate interrupt requests. 18.7 Wait Mode The WAIT instruction puts the MCU in low power-consumption standby mode. With the LVIPWR bit in the configuration register programmed to logic 0, the LVI module is active after a WAIT instruction. With the LVIRST bit in the configuration register programmed to logic 0, the LVI module can generate a reset and bring the MCU out of wait mode. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 18.6 LVI Interrupts A G R E E M E N T 0 = 10% tolerance. The trip point and recovery point are determined by VLVR1 and VLVH1 respectively. R E Q U I R E D Low-Voltage Inhibit (LVI) LVI Interrupts MC68HC908MR24 -- Rev. 1.0 General Release Specification Low-Voltage Inhibit (LVI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Low-Voltage Inhibit (LVI) General Release Specification MC68HC908MR24 -- Rev. 1.0 Low-Voltage Inhibit (LVI) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 19.1 Contents 19.1 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369 19.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .369 19.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370 19.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .370 19.4.1 ADC Port I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .371 19.4.2 Voltage Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372 19.4.3 Conversion Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .372 19.4.4 Continuous Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . .373 19.4.5 Result Justification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373 19.4.6 Monotonicity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.5 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.6 Wait Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.7 I/O Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375 19.7.1 ADC Analog Power Pin (VDDAD) . . . . . . . . . . . . . . . . . . . .375 19.7.2 ADC Analog Ground Pin (VSSAD) . . . . . . . . . . . . . . . . . . .376 19.7.3 ADC Voltage Reference Pin (VREFH) . . . . . . . . . . . . . . . .376 19.7.4 ADC Voltage Reference Low Pin (VREFL) . . . . . . . . . . . . .376 19.7.5 ADC Voltage In (ADVIN) . . . . . . . . . . . . . . . . . . . . . . . . . .376 19.7.6 ADC External Connections . . . . . . . . . . . . . . . . . . . . . . . .376 19.8 I/O Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .377 19.8.1 ADC Status and Control Register . . . . . . . . . . . . . . . . . . .378 19.8.2 ADC Data Register High . . . . . . . . . . . . . . . . . . . . . . . . . .381 19.8.3 ADC Data Register Low . . . . . . . . . . . . . . . . . . . . . . . . . .382 19.8.4 ADC Clock Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . .383 19.2 Introduction This section describes the 10-bit analog-to-digital convertor (ADC). MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 19. Analog-to-Digital Converter (ADC) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Analog-to-Digital Converter (ADC) 19.3 Features Features of the ADC module include: * 10 channels with multiplexed input * Linear successive approximation * 10-bit resolution, 8-bit accuracy * Single or continuous conversion * Conversion complete flag or conversion complete interrupt * Selectable ADC clock * Left or right justified result. * Left justified sign data mode * High impedance buffered ADC input 19.4 Functional Description Ten ADC channels are available for sampling external sources at pins PTC1/ATD9:PTC0/ATD8 and PTB7/ATD7:PTB0/ATD0. To achieve the best possible accuracy, these pins are implemented as input-only pins when the analog-to-digital (A/D) feature is enabled. An analog multiplexer allows the single ADC converter to select one of the 10 ADC channels as ADC voltage IN (ADCVIN). ADCVIN is converted by the successive approximation algorithm. When the conversion is completed, the ADC places the result in the ADC data register, ADRH, and ADRL and sets a flag or generates an interrupt. (See Figure 19-1. ADC Block Diagram.) NOTE: DMA section and associated functions are only valid if the MCU has a DMA module. General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. PTB/Cx ADC CHANNEL x Freescale Semiconductor, Inc... READ PTB/PTC DISABLE ADC DATA REGISTERS INTERRUPT LOGIC AIEN ADC VOLTAGE IN ADVIN CONVERSION COMPLETE ADC CHANNEL SELECT ADCH[4:0] COCO/IDMAS ADC CLOCK PT?? CGMXCLK BUS CLOCK CLOCK GENERATOR ADIV[2:0] ADICLK Figure 19-1. ADC Block Diagram 19.4.1 ADC Port I/O Pins PTC1/ATD9:PTC0/ATD8 and PTB7/ATD7:PTB0/ATD0 are generalpurpose I/O pins that are shared with the ADC channels. The channel select bits define which ADC channel/port pin will be used as the input signal. The ADC overrides the port logic when that port is selected by the ADC MUX. The remaining ADC channels/port pins are controlled by the port logic and can be used as general-purpose input/output (I/O) pins. Writes to the port register or DDR will not have any affect on the port pin that is selected by the ADC. Read of a port pin which is in use by the ADC will return a logic 0. MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E INTERNAL DATA BUS A G R E E M E N T R E Q U I R E D Analog-to-Digital Converter (ADC) Functional Description Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Analog-to-Digital Converter (ADC) 19.4.2 Voltage Conversion When the input voltage to the ADC equals VREFH, the ADC converts the signal to $3FF (full scale). If the input voltage equals VREFL, the ADC converts it to $000. Input voltages between VREFH and VREFL are straight-line linear conversions. All other input voltages will result in $3FF if greater than VREFH and $000 if less than VREFL. NOTE: Input voltage should not exceed the analog supply voltages. See 21.14 Analog-to-Digital Converter (ADC) Characteristics. 19.4.3 Conversion Time Conversion starts after a write to the ADSCR. A conversion is between 16 and 17 ADC clock cycles, therefore: Conversion time = 16 to17 ADC cycles ADC frequency Number of bus cycles = conversion time x bus frequency The ADC conversion time is determined by the clock source chosen and the divide ratio selected. The clock source is either the bus clock or CGMXCLK and is selectable by ADICLK located in the ADC Clock Register. For example, if CGMXCLK is 4 MHz and is selected as the ADC input clock source, the ADC input clock /2 prescale is selected and the bus frequency is 8 MHz: Conversion time = 16 to17 ADC cycles = 8 to 8.5 s 4 MHz/2 Number of bus cycles = 8 s x 8 MHz = 64 to 68 cycles NOTE: The ADC frequency must be between fADIC minimum and fADIC maximum to meet A/D specifications. See 21.14 Analog-to-Digital Converter (ADC) Characteristics. Since an ADC cycle may be comprised of several bus cycles (four in the above example) and the start of a conversion is initiated by a bus cycle write to the ADSCR, from zero to four additional bus cycles may occur General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. In the continuous conversion mode, the ADC data registers ADRH and ADRL will be filled with new data after each conversion. Data from the previous conversion will be overwritten whether that data has been read or not. Conversions will continue until the ADCO bit is cleared. The COCO bit is set after the first conversion and will stay set for the next several conversions until the next write of the ADC status and control register or the next read of the ADC data register. 19.4.5 Result Justification The conversion result may be formatted in four different ways: * Left justified * Right justified * Left Justified sign data mode * 8-bit truncation mode All four of these modes are controlled using MODE0 and MODE1 bits located in the ADC control register (ADCR). Left justification will place the eight most significant bits (MSB) in the corresponding ADC data register high, ADRH. This may be useful if the result is to be treated as an 8-bit result where the two least significant bits (LSB), located in the ADC data register low, ADRL, can be ignored. However, you must read ADRL after ADRH or else the interlocking will prevent all new conversions from being stored. Right justification will place only the two MSBs in the corresponding ADC data register high, ADRH, and the eight LSBs in ADC data register low, ADRL. This mode of operation is typically used when a 10-bit unsigned result is desired. MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... 19.4.4 Continuous Conversion N O N - D I S C L O S U R E before the start of the initial ADC cycle. This results in a fractional ADC cycle and is represented as the "17th" cycle. R E Q U I R E D Analog-to-Digital Converter (ADC) Functional Description Freescale Semiconductor, Inc. Left justified sign data mode is similar to left justified mode with one exception. The MSB of the 10-bit result, AD9 located in ADRH, is complemented. This mode of operation is useful when a result, represented as a signed magnitude from mid-scale, is needed. Finally, 8-bit truncation mode will place the eight MSBs in ADC data register low, ADRL. The two LSBs are dropped. This mode of operation is used when compatibility with 8-bit ADC designs are required. No interlocking between ADRH and ADRL is present. NOTE: Quantization error is affected when only the most significant 8-bits are used as a result. See Figure 19-2. 8-BIT 10-BIT RESULT RESULT IDEAL8-BIT CHARACTERISTIC WITH QUANTIZATION = 1/2 10-BIT TRUNCATED TO 8-BIT RESULT 003 00B 00A 009 002 IDEAL 10-BIT CHARACTERISTIC WITH QUANTIZATION = 1/2 008 007 006 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Analog-to-Digital Converter (ADC) 005 001 004 WHEN TRUNCATION IS USED, ERROR FROM IDEAL 8-BIT = 3/8 LSB DUE TO NON-IDEAL QUANTIZATION. 003 002 001 000 000 1/2 2 1/2 1 1/2 1/2 4 1/2 3 1/2 6 1/2 5 1/2 8 1/2 7 1/2 9 1/2 1 1/2 2 1/2 INPUT VOLTAGE REPRESENTED AS 10-BIT INPUT VOLTAGE REPRESENTED AS 8-BIT Figure 19-2. 8-Bit Truncation Mode Error General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... 19.5 Interrupts When the AIEN bit is set, the ADC module is capable of generating either CPU or DMA interrupt after each ADC conversion. A CPU interrupt is generated if the COCO/IDMAS bit is at logic 0. If COCO/IDMAS bit is set, a DMA interrupt is generated. The COCO/IDMAS bit is not used as a conversion complete flag when interrupts are enabled. 19.6 Wait Mode The WAIT instruction can put the MCU in low power-consumption standby mode. The ADC continues normal operation during wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting ADCH[4:0] in the ADC status and Control Register before executing the WAIT instruction. 19.7 I/O Signals The ADC module has 10 input signals that are shared with port B and port C. 19.7.1 ADC Analog Power Pin (VDDAD) The ADC analog portion uses VDDAD as its power pin. Connect the VDDAD pin to the same voltage potential as VDD. External filtering may be necessary to ensure clean VDDAD for good results. NOTE: Route VDDAD carefully for maximum noise immunity and place bypass capacitors as close as possible to the package. MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T The conversion process is monotonic and has no missing codes. N O N - D I S C L O S U R E 19.4.6 Monotonicity R E Q U I R E D Analog-to-Digital Converter (ADC) Interrupts Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Analog-to-Digital Converter (ADC) 19.7.2 ADC Analog Ground Pin (VSSAD) The ADC analog portion uses VSSAD as its ground pin. Connect the VSSAD pin to the same voltage potential as VSS. 19.7.3 ADC Voltage Reference Pin (VREFH) VREFH is the power supply for setting the reference voltage VREFH. Connect the VREFH pin to the same voltage potential as VDDAD. There will be a finite current associated with VREFH. See Section 21. Electrical Specifications. NOTE: Route VREFH carefully for maximum noise immunity and place bypass capacitors as close as possible to the package. 19.7.4 ADC Voltage Reference Low Pin (VREFL) VREFL is the lower reference supply for the ADC. Connect the VREFL pin to the same voltage potential as VSSAD. There will be a finite current associated with VREFL. See electrical specifications. 19.7.5 ADC Voltage In (ADVIN) ADVIN is the input voltage signal from one of the 10 ADC channels to the ADC module. 19.7.6 ADC External Connections VREF and VRL There is both AC and DC current drawn through VRH and VRL loop. The AC current is in the form of current spikes required to supply charge to the capacitor array at each successive approximation step. The DC current flows through the internal resistor string. The best external component to meet both these current demands is a capacitor in the 0.01 F to 1 F range with good high frequency characteristics. This capacitor is connected between VRH and VRL, General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. ANx Empirical data shows that capacitors from the analog inputs to VRL Grounding In cases where separate power supplies are used for analog and digital power, the ground connection between these supplies should be at the analog VSS pin. This should be the only ground connection between these supplies if possible. The analog VSS pin makes a good single point ground location. Connect the VREFL pin to the same potential as VSSAD at the single point ground location. 19.8 I/O Registers These I/O registers control and monitor operation of the ADC: * ADC status and control register, ADSCR * ADC data registers, ADRH and ARDL * ADC control register, ADCR MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... improve ADC performance. 0.01 F and 0.1 F capacitors with good high-frequency characteristics are sufficient. These capacitors must be placed as close as possible to the package pins. A G R E E M E N T and must be placed as close as possible to the package pins. Resistance in the path is not recommended because the DC current will cause a voltage drop which could result in conversion errors. R E Q U I R E D Analog-to-Digital Converter (ADC) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Analog-to-Digital Converter (ADC) 19.8.1 ADC Status and Control Register The following paragraphs describe the function of the ADC status and control register. Writing ADSCR aborts the current conversion and initiates a new conversion. Address: Bit 7 6 5 4 3 2 1 Bit 0 AIEN ADCO ADCH4 ADCH3 ADCH2 ADCH1 ADCH0 Write: COCO/ IDMAS Reset: 0 0 0 0 0 0 0 0 Freescale Semiconductor, Inc... A G R E E M E N T Read: N O N - D I S C L O S U R E $0040 Figure 19-3. ADC Status and Control Register (ADSCR) COCO/IDMAS -- Conversions complete / interrupt dma select When AIEN bit is a logic 0, the COCO/IDMAS is a read-only bit which is set each time a conversion is completed except in the continuous conversion mode where it is set after the first conversion. This bit is cleared whenever the ADC status and control register is written or whenever the ADC data register is read. If AIEN bit is a logic 1, the COCO/IDMAS is a read/write bit which selects either CPU or DMA to service the ADC interrupt request. Reset clears this bit. 1 = Conversion completed (AIEN = 0)/DMA interrupt (AIEN = 1) 0 = Conversion not completed (AIEN = 0)/CPU interrupt (AIEN = 1) AIEN -- ADC interrupt enable When this bit is set, an interrupt is generated at the end of an ADC conversion. The interrupt signal is cleared when the data register is read or the status/control register is written. Reset clears the AIEN bit. 1 = ADC interrupt enabled 0 = ADC interrupt disabled General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... ADCH[4:0] -- ADC channel select bits ADCH4, ADCH3, ADCH2, ADCH1, and ADCH0 form a 5-bit field which is used to select one of (10 user + TBD test channels) ADC channels. The TBD channels are detailed in Table 19-1. Take care to prevent switching noise from corrupting the analog signal when simultaneously using a port pin as both an analog and digital input. (See Table 19-1.) The ADC subsystem is turned off when the channel select bits are all set to 1. This feature allows for reduced power consumption for the MCU when the ADC is not used. NOTE: Recovery from the disabled state requires one conversion cycle to stabilize. The voltage levels supplied from internal reference nodes as specified in Table 19-1 are used to verify the operation of the ADC converter both in production test and for user applications. MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T When set, the ADC will convert samples continuously and update the ADR register at the end of each conversion. Only one conversion is allowed when this bit is cleared. Reset clears the ADCO bit. 1 = Continuous ADC conversion 0 = One ADC conversion N O N - D I S C L O S U R E ADCO -- ADC continuous conversion R E Q U I R E D Analog-to-Digital Converter (ADC) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Analog-to-Digital Converter (ADC) Table 19-1. Mux Channel Select ADCH3 ADCH2 ADCH1 ADCH0 Input select 0 0 0 0 0 PTB0/ATD0 0 0 0 0 1 PTB1/ATD1 0 0 0 1 0 PTB2/ATD2 0 0 0 1 1 PTB3/ATD3 0 0 1 0 0 PTB4/ATD4 0 0 1 0 1 PTB5/ATD5 0 0 1 1 0 PTB6/ATD6 0 0 1 1 1 PTB7/ATD7 0 1 0 0 0 PTC0/ATD8 0 1 0 0 1 PTC1/ATD9 0 1 0 1 0 Unused * 0 1 0 1 1 O 0 1 1 0 0 O 0 1 1 0 1 O 0 1 1 1 0 O 0 1 1 1 1 O 1 0 0 0 0 O 1 1 0 1 0 Unused * 1 1 0 1 1 Reserved ** 1 1 1 0 0 Unused * 1 1 1 0 1 VREFH 1 1 1 1 0 VREFL 1 1 1 1 1 [ADC power off] N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T ADCH4 * If any unused channels are selected, the resulting ADC conversion will be unknown. ** Used for factory testing. General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... Address: $0041 Bit 7 6 5 4 3 2 1 Bit 0 Read: AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 19-4. ADC Data Register High (ADRH) Left Justified Mode In right justified mode, this 8-bit result register holds the two MSBs of the 10-bit result. All other bits read as 0. This register is updated each time a single channel ADC conversion completes. Reading ADRH latches the contents of ADRL until ADRL is read. Until ADRL is read, all subsequent ADC results will be lost. Address: $0041 Bit 7 6 5 4 3 2 1 Bit 0 Read: 0 0 0 0 0 0 AD9 AD8 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 19-5. ADC Data Register High (ADRH) Right Justified Mode MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T In left justified mode, this 8-bit result register holds the eight MSBs of the 10-bit result. This register is updated each time an ADC single channel conversion completes. Reading ADRH latches the contents of ADRL until ADRL is read. Until ADRL is read, all subsequent ADC results will be lost. N O N - D I S C L O S U R E 19.8.2 ADC Data Register High R E Q U I R E D Analog-to-Digital Converter (ADC) I/O Registers Freescale Semiconductor, Inc. R E Q U I R E D Analog-to-Digital Converter (ADC) 19.8.3 ADC Data Register Low In left justified mode, this 8-bit result register holds the two LSBs of the 10-bit result. All other bits read as 0. This register is updated each time a single channel ADC conversion completes. Reading ADRH latches the contents of ADRL until ADRL is read. Until ADRL is read all subsequent ADC results will be lost. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Address: $0042 Bit 7 6 5 4 3 2 1 Bit 0 Read: AD1 AD0 0 0 0 0 0 0 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 19-6. ADC Data Register Low (ADRL) Left Justified Mode In right justified mode, this 8-bit result register holds the eight LSBs of the 10-bit result. This register is updated each time an ADC conversion completes. Reading ADRH latches the contents of ADRL until ADRL is read. Until ADRL is read all subsequent ADC results will be lost. Address: $0042 Bit 7 6 5 4 3 2 1 Bit 0 Read: AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 19-7. ADC Data Register Low (ADRL) Right Justified Mode General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. $0042 Bit 7 6 5 4 3 2 1 Bit 0 Read: AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 Write: R R R R R R R R Reset: 0 0 0 0 0 0 0 0 R = Reserved Figure 19-8. ADC Data Register Low (ADRL) 8-Bit Mode 19.8.4 ADC Clock Register This register selects the clock frequency for the ADC, selects between modes of operation. Address: $0042 Bit 7 6 5 4 3 2 1 ADIV2 ADIV1 ADIV0 ADICLK MODE1 MODE0 0 Read: 0 Write: Reset: Bit 0 R 0 R 0 0 0 0 1 0 0 = Reserved Figure 19-9. ADC Clock Register (ADCLK) ADIV2:ADIV0 -- ADC clock prescaler bits ADIV2, ADIV1, and ADIV0 form a 3-bit field which selects the divide ratio used by the ADC to generate the internal ADC clock. Table 192 shows the available clock configurations. The ADC clock should be set to between 500 kHz and 4 MHz. MC68HC908MR24 -- Rev. 1.0 General Release Specification Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... Address: A G R E E M E N T In 8-bit mode, this 8-bit result register holds the eight MSBs of the 10-bit result. This register is updated each time an ADC conversion completes. In 8-bit mode, this register contains no interlocking with ADRH. R E Q U I R E D Analog-to-Digital Converter (ADC) I/O Registers Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Analog-to-Digital Converter (ADC) Table 19-2. ADC Clock Divide Ratio ADIV2 ADIV1 ADIV0 ADC clock rate 0 0 0 ADC input clock /1 0 0 1 ADC input clock /2 0 1 0 ADC input clock /4 0 1 1 ADC input clock /8 1 X X ADC input clock /16 X = don't care ADICLK -- ADC input clock select ADICLK selects either bus clock or CGMXCLK as the input clock source to generate the internal ADC clock. Reset selects CGMXCLK as the ADC clock source. If the external clock (CGMXCLK) is equal or greater than 1 MHz, CGMXCLK can be used as the clock source for the ADC. If CGMXCLK is less than 1 MHz, use the PLL-generated bus clock as the clock source. As long as the internal ADC clock is at fADIC, correct operation can be guaranteed. (See 21.14Analog-to-Digital Converter (ADC) Characteristics.) 1 = Internal bus clock 0 = External clock, CGMXCLK fADIC = CGMXCLK or bus frequency ADIV[2:0] MODE1:MODE0 -- Modes of result justification MODE1:MODE0 selects between four modes of operation. The manner in which the ADC conversion results will be placed in the ADC data registers is controlled by these modes of operation. Reset returns right-justified mode. 00 = 8-bit truncation mode 01 = Right justified mode 10 = Left justified mode 11 = Left justified sign data mode General Release Specification MC68HC908MR24 -- Rev. 1.0 Analog-to-Digital Converter (ADC) For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 20.1 Contents 20.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385 20.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .385 20.2 Introduction This section describes the POR module (version B). 20.3 Functional Description The POR module provides a known, stable signal to the MCU at poweron. This signal tracks VDD until the MCU generates a feedback signal to indicate that it is properly initialized. At this time, the POR drives its output low. The POR is not a brown-out detector, low-voltage detector, or glitch detector. VDD at the POR must go completely to 0 to reset the MCU. To detect power-loss conditions, use a low-voltage inhibit module (LVI) or other suitable circuit. Inputs to the POR_B20 are SIMINIT and SECZDET from the SIM and FLASH security circuits, respectively. MC68HC908MR24 -- Rev. 1.0 General Release Specification Power-On Reset (POR) For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 20. Power-On Reset (POR) N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D Power-On Reset (POR) VDD PORHI PORLO NOTES: 1. PORHI goes high at power-up and is cleared when the SIM sets CNTRCLR. 2. Signal names are not necessarily accurate. This diagram is for logical illustration only and may not represent actual circuitry. Figure 20-1. POR Block Diagram N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T CNTRRST CNTRCLR General Release Specification MC68HC908MR24 -- Rev. 1.0 Power-On Reset (POR) For More Information On This Product, Go to: www.freescale.com Section 21. Electrical Specifications 21.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .387 21.3 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . .388 21.4 Functional Operating Range. . . . . . . . . . . . . . . . . . . . . . . . . .389 21.5 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . .389 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%). . . . . . .390 21.7 FLASH Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . .391 21.8 Control Timing (VDD = 5.0 Vdc 10%) . . . . . . . . . . . . . . . . . .392 21.9 Serial Peripheral Interface Characteristics (VDD = 5.0 Vdc 10%) . . . . . . . . . . . . . . . . . . . . . . . . . . .393 21.10 TImer Interface Module Characteristics . . . . . . . . . . . . . . . . .396 21.11 Clock Generation Module Component Specifications . . . . . .396 21.12 CGM Operating Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . .396 21.13 CGM Acquisition/Lock Time Specifications . . . . . . . . . . . . . .397 21.14 Analog-to-Digital Converter (ADC) Characteristics. . . . . . . . .398 21.2 Introduction This section contains electrical and timing specifications. These values are design targets and have not yet been fully tested. MC68HC908MR24 -- Rev. 1.0 General Release Specification Electrical Specifications For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... 21.1 Contents A G R E E M E N T General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. R E Q U I R E D Electrical Specifications 21.3 Absolute Maximum Ratings Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it. NOTE: This device is not guaranteed to operate properly at the maximum ratings. Refer to 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%) for guaranteed operating conditions. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T Characteristic Symbol Value Unit Supply voltage VDD -0.3 to +6.0 V Input voltage VIn VSS -0.3 to VDD +0.3 V Input high voltage VHI VDD + 2 minimum VDD + 4 maximum V I 25 mA Storage temperature TSTG -55 to +150 C Maximum current out of VSS IMVSS 100 mA Maximum current Into VDD IMVDD 100 mA Maximum current per pin excluding VDD and VSS NOTE: 1. Voltages referenced to VSS. NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that VIn and VOut be constrained to the range VSS (VIn or VOut) VDD. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either VSS or VDD.) General Release Specification MC68HC908MR24 -- Rev. 1.0 Electrical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Operating temperature range (see note) MC68HC908MR24CFU MC68HC908MR24VFU Freescale Semiconductor, Inc... Operating voltage range Symbol Value Unit TA -40 to 85 -40 to 105 C VDD 5.0 10% V NOTES: See Motorola representative for temperature availability. C = Extended temperature range (-40 to +85 C) V = Automotive temperature range (-40 to +105 C) 21.5 Thermal Characteristics Characteristic Symbol Value Unit Thermal resistance, 64-pin QFP JA 76 C/W I/O pin power dissipation PI/O User Determined W Power dissipation(1) PD PD = (IDD x VDD) + PI/O = K/(TJ + 273 C) W Constant(2) K PD x (TA + 273 C) + PD2 x JA W/C Average junction temperature TJ TA + (PD x JA) C TJM 125 C Maximum junction temperature NOTES: 1. Power dissipation is a function of temperature. 2. K is a constant unique to the device. K can be determined for a known TA and measured PD. With this value of K, PD and TJ can be determined for any value of TA. MC68HC908MR24 -- Rev. 1.0 General Release Specification Electrical Specifications For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Characteristic N O N - D I S C L O S U R E 21.4 Functional Operating Range R E Q U I R E D Electrical Specifications Functional Operating Range Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Electrical Specifications 21.6 DC Electrical Characteristics (VDD = 5.0 Vdc 10%) Symbol Min Typ(2) Max Unit Output high voltage (ILoad = -2.0 mA) all I/O pins VOH VDD -0.8 -- -- V Output low voltage (ILoad = 1.6mA) all I/O pins VOL -- -- 0.4 V PWM pin output source current (VOH = VDD -0.8 V) IOH 7 -- -- mA PWM pin output sink current (VOL = 0.8 V) IOL -20 -- -- mA Input high voltage All ports, IRQs, RESET, OSC1 VIH 0.7 x VDD -- VDD V Input low voltage All ports, IRQs, RESET, OSC1 VIL VSS -- 0.3 x VDD V VDD supply current Run (3) Wait (4) Quiescent(5) IDD -- -- -- -- -- -- 40 12 100 mA mA A I/O ports hi-Z leakage current IIL -- -- 10 A Input current IIN -- -- 1 A Capacitance Ports (as input or output) COUT CIN -- -- -- -- 12 8 pF Low-voltage inhibit reset 9 VLVR1 4.33 4.45 4.58 V Low-voltage reset/recover hysteresis VLVH1 50 100 150 mV Low-voltage inhibit reset VLVR2 3.95 -- 4.2 V Low-voltage reset/recover hysteresis VLVH2 150 -- 250 mV voltage(6)* VPOR 0 -- 100 mV RPOR 0.035 -- -- V/ms Characteristic POR re-arm POR rise time ramp rate(8) NOTES: 1.VDD = 5.0 Vdc 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted. 2.Typical values reflect average measurements at midpoint of voltage range, 25 C only. 3.Run (operating) IDD measured using external square wave clock source (fosc = 8.2 MHz). All inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. CL = 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects run IDD; measured with all modules enabled. 4.Wait IDD measured using external square wave clock source (fosc = 8.2 MHz); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. CL = 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait IDD; measured with PLL and LVI enabled. 5.Quiescent IDD measured with PLL and LVI disengaged, OCS1 grounded, no port pins sourcing current. It is measured through combination of VDD, VDDAD, and VDDA. 6.Maximum is highest voltage that POR is guaranteed. 7.Maximum is highest voltage that POR is possible. 8.If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until minimum VDD is reached 9. The low-voltage inhibit reset is software selectable. Refer to Section 18. Low-Voltage Inhibit (LVI). General Release Specification MC68HC908MR24 -- Rev. 1.0 Electrical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Symbol/ description Min Max Units FLASH pages per row 8 8 Pages FLASH bytes per page 8 8 Bytes FLASH read bus clock frequency fREAD(1) 32 K 8.4 M Hz FLASH charge pump clock frequency (see 4.5 FLASH Charge Pump Frequency Control) fPUMP(2) 1.8 2.3 MHz FLASH block/bulk erase time tERASE 100 -- ms FLASH high-voltage kill time tKILL 200 -- s FLASH return to read time tHVD 50 -- s flsPulses(3) -- TBD Pulses FLASH page program step size tSTEP(4) 1.0 1.2 ms FLASH cumulative program time per row between erase cycles tROW(5) -- TBD ms FLASH HVEN low to MARGIN high time tHVTV 50 -- s FLASH MARGIN high to PGM low time tVTP 150 -- s tRecovery(6) 500 -- Dummy read cycles FLASH row erase endurance(7) 100 -- Cycles FLASH row program endurance(8) 100 -- Cycles FLASH data retention time(9) 10 -- Years FLASH page program pulses FLASH return to read after margin read time 1. fREAD is defined as the requency range for which the FLASH memory can be read. 2. fPUMP is defined as the charge pump clock frequency required for program, erase, and margin read operations. 3. flsPulses is defined as the number of pulses used to program the FLASH using the required smart program algorithm. 4. tSTEP is defined as the amount of time during one page program cycle that HVEN is held high. 5. tROW is defined as the cumulative time a row can see the program voltage before the row must be erased before further programming. 6. tRecovery is defined as the minimum number of dummy reads before accurate data is read from the FLASH memory after margin read mode is used. 7. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles. 8. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles. 9. The FLASH is guaranteed to retain data over the entire temperature range for at least the minimum time specified. MC68HC908MR24 -- Rev. 1.0 General Release Specification Electrical Specifications For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Characteristic N O N - D I S C L O S U R E 21.7 FLASH Memory Characteristics R E Q U I R E D Electrical Specifications FLASH Memory Characteristics Freescale Semiconductor, Inc. 21.8 Control Timing (VDD = 5.0 Vdc 10%) Characteristic Frequency of operation(2) Crystal option External clock option(3) Internal operating frequency RESET input pulse width low(5) Symbol Min Max Unit fOSC 1 dc(4) 8 32.8 MHz fOP -- 8.2 MHz tIRL 50 -- ns NOTES: 1. VSS = 0 Vdc; timing shown with respect to 20% VDD and 70% VDD, unless otherwise noted. 2. See 21.8 Control Timing (VDD = 5.0 Vdc 10%) and 21.9 Serial Peripheral Interface Characteristics (VDD = 5.0 Vdc 10%) for more information. 3. No more than 10% duty cycle deviation from 50% 4. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information. 5. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Electrical Specifications General Release Specification MC68HC908MR24 -- Rev. 1.0 Electrical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Characteristic Symbol Min Max Unit Operating frequency Master Slave fOP(M) fOP(S) fOP/128 fOP/2 fOP MHz DC 1 Cycle time Master Slave tcyc(M) tcyc(S) 2 1 128 -- tcyc 2 Enable lead time tLead(S) 15 -- ns 3 Enable lag time tLag(S) 15 -- ns 4 Clock (SPCK) high time Master Slave tSCKH(M) tSCKH(S) 100 50 -- -- ns 5 Clock (SPCK) low time Master Slave tSCKL(M) tSCKL(S) 100 50 -- -- ns 6 Data setup time (inputs) Master Slave tSU(M) tSU(S) 45 5 -- -- ns 7 Data hold time (inputs) Master Slave tH(M) tH(S) 0 15 -- -- ns 8 Access time, slave(3) CPHA = 0 CHPA = 1 tA(CP0) tA(CP1) 0 0 40 20 ns 9 Disable time, slave(4) tDIS(S) -- 25 ns 10 Data valid time after enable edge Master Slave(5) tV(M) tV(S) -- -- 10 40 ns NOTES: 1. All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted; assumes 100 pF load on all SPI pins. 2. Numbers refer to dimensions in Figure 21-1 and Figure 21-2. 3. Time to data active from high-impedance state 4. Hold time to high-impedance state 5. With 100 pF on all SPI pins MC68HC908MR24 -- Rev. 1.0 General Release Specification Electrical Specifications For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Diagram Number(2) N O N - D I S C L O S U R E 21.9 Serial Peripheral Interface Characteristics (VDD = 5.0 Vdc 10%) R E Q U I R E D Electrical Specifications Serial Peripheral Interface Characteristics (VDD = 5.0 Vdc 10%) Freescale Semiconductor, Inc. R E Q U I R E D Electrical Specifications SS INPUT SS PIN OF MASTER HELD HIGH 1 SPCK, CPOL = 0 OUTPUT NOTE SPCK, CPOL = 1 OUTPUT NOTE 5 4 5 4 6 N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T MISO INPUT MSB IN BITS 6-1 10 11 MOSI OUTPUT MASTER MSB OUT 7 LSB IN 10 11 BITS 6-1 MASTER LSB OUT NOTE: This first clock edge is generated internally, but is not seen at the SCK pin. a) SPI Master Timing (CPHA = 0) SS INPUT SS PIN OF MASTER HELD HIGH 1 SPCK, CPOL = 0 OUTPUT SPCK, CPOL = 1 OUTPUT 5 NOTE 4 5 NOTE 4 6 MISO INPUT 10 MOSI OUTPUT MSB IN BITS 6-1 11 MASTER MSB OUT 7 LSB IN 10 BITS 6-1 11 MASTER LSB OUT NOTE: This last clock edge is generated internally, but is not seen at the SCK pin. b) SPI Master Timing (CPHA = 1) Figure 21-1. SPI Master Timing General Release Specification MC68HC908MR24 -- Rev. 1.0 Electrical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SS INPUT 3 1 SPCK, CPOL = 0 INPUT 11 5 4 2 SPCK, CPOL = 1 INPUT 5 4 9 8 MSB OUT 6 MOSI OUTPUT BITS 6-1 7 NOTE 11 11 10 MSB IN SLAVE LSB OUT A G R E E M E N T SLAVE BITS 6-1 LSB IN NOTE: Not defined but normally MSB of character just received. a) SPI Slave Timing (CPHA = 0) SS INPUT 1 SPCK, CPOL = 0 INPUT 5 4 2 3 SPCK, CPOL = 1 INPUT 8 MISO OUTPUT 5 4 10 NOTE MOSI INPUT 9 SLAVE MSB OUT 6 7 BITS 6-1 11 10 MSB IN SLAVE LSB OUT BITS 6-1 LSB IN NOTE: Not defined but normally LSB of character previously transmitted. b) SPI Slave Timing (CPHA = 1) Figure 21-2. SPI Slave Timing MC68HC908MR24 -- Rev. 1.0 General Release Specification Electrical Specifications For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... MISO INPUT R E Q U I R E D Electrical Specifications Serial Peripheral Interface Characteristics (VDD = 5.0 Vdc 10%) Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Electrical Specifications 21.10 TImer Interface Module Characteristics Characteristic Input capture pulse width Input clock pulse width Symbol Min Max Unit tTIH,tTIL 125 -- ns tTCH,tTCL (1/fOP) + 5 -- ns 21.11 Clock Generation Module Component Specifications Characteristic Symbol Min Typ Max Notes Crystal load capacitance CL -- -- -- Consult crystal manufacturing data Crystal fixed capacitance C1 -- 2*CL -- Consult crystal manufacturing data Crystal tuning capacitance C2 -- 2*CL -- Consult crystal manufacturing data Feedback bias resistor RB -- 22 M -- Series resistor RS 0 330 k 1 M Filter capacitor CF -- CFACT* (VDDA/fXCLK) -- Not required CBYP must provide low AC impedance from f = fXCLK/100 to 100*fVCLK, so series resistance must be considered. 0.1 F -- Symbol Min Typ Max Crystal reference frequency fXCLK 1 MHz -- 8 MHz Range nominal multiplier fNOM -- 4.9152 MHz -- VCO center-of-range frequency fVRS 4.9152 MHz -- 32.8 MHz VCO frequency multiplier N 1 -- 15 VCO center of range multiplier L 1 -- 15 fVCLK fVRSMIN -- fVRSMAX Bypass capacitor CBYP -- 21.12 CGM Operating Conditions Characteristic VCO operating frequency General Release Specification MC68HC908MR24 -- Rev. 1.0 Electrical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Symbol Min Typ Max Notes Filter capacitor multiply factor CFACT -- 0.0154 -- F/sV Acquisition mode time factor KACQ -- 0.1135 -- V Tracking mode time factor KTRK -- 0.0174 -- V Manual mode time to stable tACQ -- (8*VDDA)/ (fX CLK*KACQ) -- If CF chosen correctly. tAL -- (4*VDDA)/ (fX CLK*KTRK) -- If CF chosen correctly. Manual acquisition time tLock -- tACQ+tAL -- Tracking mode entry frequency tolerance TRK 0 -- 3.6% Acquisition mode entry frequency tolerance ACQ 6.3% -- 7.2% Lock entry frequency tolerance Lock 0 -- 0.9% Lock exit frequency tolerance UNL 0.9% -- 1.8% Reference cycles per acquisition mode measurement nACQ -- 32 -- Reference cycles per tracking mode measurement nTRK -- 128 -- Automatic mode time to stable tACQ nACQ/fXCLK (8*VDDA)/ (fX CLK*KACQ) -- If CF chosen correctly. tAL nTRK/fXCLK (4*VDDA)/ (fX CLK*KTRK) -- If CF chosen correctly. tLock -- tACQ+tAL -- fJ 0 -- (fCRYS) *(0.025%) *(N/4) Manual stable to lock time Automatic stable to lock time Automatic lock time PLL jitter (deviation of average bus frequency over 2 ms) MC68HC908MR24 -- Rev. 1.0 N = VCO freq. mult. (GBNT) General Release Specification Electrical Specifications For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... Description N O N - D I S C L O S U R E 21.13 CGM Acquisition/Lock Time Specifications R E Q U I R E D Electrical Specifications CGM Acquisition/Lock Time Specifications Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Electrical Specifications 21.14 Analog-to-Digital Converter (ADC) Characteristics Characteristic Symbol Min Typ Max Unit Notes Supply voltage VDDAD 4.5 -- 5.5 V VDDAD should be tied to the same potential as VDD via separate traces Input voltages VADIN 0 -- VDDAD V VADIN <= VDDAD Resolution BAD 10 -- 10 Bits Absolute accuracy AAD -- -- 4 LSB Includes quantization ADC internal clock fADIC 500 k -- 1.048 M Hz tAIC = 1/fADIC Conversion range RAD VSSAD -- VDDAD V Power-up time tADPU 16 -- Conversion time tADC 16 -- 17 tAIC cycles Sample time tADS 5 -- -- tAIC cycles Monotonicity MAD Zero input reading ZADI 000 -- 003 Hex VADIN = VSSAD Full-scale reading FADI 3FD -- 3FF Hex VADIN = VDDAD Input capacitance CADI -- -- 30 pF Not tested VREFH/VREFL current IVREF -- 1.6 -- mA AAD -- -- 1 LSB -- -- +7/8 -1/8 LSB Absolute accuracy (8-bit truncation mode) Quantization error (8-bit truncation mode) tAIC cycles Guaranteed General Release Specification Includes quantization MC68HC908MR24 -- Rev. 1.0 Electrical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 22.1 Contents 22.2 Introduction .............................................................................399 22.3 Plastic Quad Flat Pack (QFP).................................................400 22.2 Introduction This section gives the dimensions of the 64-lead plastic quad flat pack (QFP). The following figure shows the latest package at the time of this publication. To make sure that you have the latest package specifications, contact one of the following: * Local Motorola Sales Office * Motorola Mfax - Phone 602-244-6609 - EMAIL rmfax0@email.sps.mot.com * Worldwide Web (wwweb) at http://design-net.com Follow Mfax or Worldwide Web on-line instructions to retrieve the current mechanical specifications. MC68HC908MR24 -- Rev. 1.0 General Release Specification Mechanical Specifications For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 22. Mechanical Specifications N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. 22.3 Plastic Quad Flat Pack (QFP) L 48 33 49 N O N - D I S C L O S U R E DETAIL A ! ! V B P B Freescale Semiconductor, Inc... A G R E E M E N T L B -B- -A- ! ! 32 R E Q U I R E D Mechanical Specifications -A-, -B-, DDETAIL A 17 64 1 F 16 -DA S ! ! ! ! J N BASE METAL M E DETAIL C D C -H- -CH M G U T R -HQ K W X DETAIL C ! ! SECTION B-B "! ! " ! ' " ! " "# (( ! " " "" ! " %" " % " &"! " !" ' " " "" " " "#! (( " " " "# (( !! ! $ " " " !" (( !! " # " #! % " #! ! ! !! # !" " " "# (( ! ! " # " #! % " #! ! "" &!! " ! " &# " " " " " % #! " " ! ) ! ) ) ! ) ! ) ) Figure 22-1. MC68HC908MR24FU General Release Specification MC68HC908MR24 -- Rev. 1.0 Mechanical Specifications For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... 23.1 Contents 31.2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .583 31.3 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .583 23.2 Introduction This section contains instructions for ordering the MC68HC908MR24. 23.3 MC Order Numbers Table 23-1. MC Order Numbers MC order number(1) MC68HC908MR24CFU MC68HC908MR24VFU Operating temperature range - 40 C to + 85 C - 40 C to + 105 C 1. FU = quad flat pack MC68HC908MR24 -- Rev. 1.0 General Release Specification Ordering Information For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Section 23. Ordering Information N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Ordering Information General Release Specification MC68HC908MR24 -- Rev. 1.0 Ordering Information For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... A -- See accumulator (A). accumulator (A) -- An 8-bit general-purpose register in the CPU08. The CPU08 uses the accumulator to hold operands and results of arithmetic and logic operations. acquisition mode -- A mode of PLL operation during startup before the PLL locks on a frequency. Also see tracking mode. address bus -- The set of wires that the CPU or DMA uses to read and write memory locations. addressing mode -- The way that the CPU determines the operand address for an instruction. The M68HC08 CPU has 16 addressing modes. ALU -- See arithmetic logic unit (ALU). arithmetic logic unit (ALU) -- The portion of the CPU that contains the logic circuitry to perform arithmetic, logic, and manipulation operations on operands. asynchronous -- Refers to logic circuits and operations that are not synchronized by a common reference signal. baud rate -- The total number of bits transmitted per unit of time. BCD -- See binary-coded decimal (BCD). binary -- Relating to the base 2 number system. binary number system -- The base 2 number system, having two digits, 0 and 1. Binary arithmetic is convenient in digital circuit design because digital circuits have two permissible voltage levels, low and high. The binary digits 0 and 1 can be interpreted to correspond to the two digital voltage levels. MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Glossary N O N - D I S C L O S U R E General Release Specification -- MC68HC908MR24 R E Q U I R E D Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary binary-coded decimal (BCD) -- A notation that uses 4-bit binary numbers to represent the 10 decimal digits and that retains the same positional structure of a decimal number. For example, 234 (decimal) = 0010 0011 0100 (BCD) bit -- A binary digit. A bit has a value of either logic 0 or logic 1. branch instruction -- An instruction that causes the CPU to continue processing at a memory location other than the next sequential address. break module -- A module in the M68HC08 Family. The break module allows software to halt program execution at a programmable point to enter a background routine. breakpoint -- A number written into the break address registers of the break module. When a number appears on the internal address bus that is the same as the number in the break address registers, the CPU executes the software interrupt instruction (SWI). break interrupt -- A software interrupt caused by the appearance on the internal address bus of the same value that is written in the break address registers. bus -- A set of wires that transfers logic signals. bus clocks -- There are two bus clocks, IT12 and IT23. These clocks are generated by the CGM and distributed throughout the MCU by the SIM. The frequency of the bus clocks, or operating frequency, is fOP. While the frequency of these two clocks is the same, the phase is different. byte -- A set of eight bits. C -- The carry/borrow bit in the condition code register. The CPU08 sets the carry/borrow bit when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow bit (as in bit test and branch instructions and shifts and rotates). CCR -- See condition code register. General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. clear -- To change a bit from logic 1 to logic 0; the opposite of set. Freescale Semiconductor, Inc... clock -- A square wave signal used to synchronize events in a computer. clock generator module (CGM) -- A module in the M68HC08 Family. The CGM generates a base clock signal from which the system clocks are derived. The CGM may include a crystal oscillator circuit and/or phase-locked loop (PLL) circuit. comparator -- A device that compares the magnitude of two inputs. A digital comparator defines the equality or relative differences between two binary numbers. computer operating properly module (COP) -- A counter module in the M68HC08 Family that resets the MCU if allowed to overflow. condition code register (CCR) -- An 8-bit register in the CPU08 that contains the interrupt mask bit and five bits that indicate the results of the instruction just executed. control bit -- One bit of a register manipulated by software to control the operation of the module. control unit -- One of two major units of the CPU. The control unit contains logic functions that synchronize the machine and direct various operations. The control unit decodes instructions and generates the internal control signals that perform the requested operations. The outputs of the control unit drive the execution unit, which contains the arithmetic logic unit (ALU), CPU registers, and bus interface. COP -- See computer operating properly module (COP). counter clock -- The input clock to the TIM counter. This clock is an output of the prescaler sub-module. The frequency of the counter clock is fTCNT, and the period is tTCNT. CPU -- See central processor unit (CPU). MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com A G R E E M E N T CGM -- See clock generator module (CGM). N O N - D I S C L O S U R E central processor unit (CPU) -- The primary functioning unit of any computer system. The CPU controls the execution of instructions. R E Q U I R E D Glossary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary CPU08 -- The central processor unit of the M68HC08 Family. CPU cycles -- A CPU clock cycle is one period of the internal bus-rate clock, fOP, normally derived by dividing a crystal oscillator source by two or more so the high and low times will be equal. The length of time required to execute an instruction is measured in CPU clock cycles. CPU registers -- Memory locations that are wired directly into the CPU logic instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. The CPU registers in an M68HC08 are: * A, 8-bit accumulator * H:X, 16-bit index register * SP, 16-bit stack pointer * PC, 16-bit program counter * CCR, condition code register containing the V, H, I, N, Z, and C bits CSIC -- customer-specified integrated circuit cycle time -- The period of the operating frequency: tCYC = 1/fOP. decimal number system -- Base 10 numbering system that uses the digits zero through nine. direct memory access module (DMA) -- A M68HC08 Family module that can perform data transfers between any two CPU-addressable locations without CPU intervention. For transmitting or receiving blocks of data to or from peripherals, DMA transfers are faster and more code-efficient than CPU interrupts. DMA -- See direct memory access module (DMA). DMA service request -- A signal from a peripheral to the DMA module that enables the DMA module to transfer data. duty cycle -- A ratio of the amount of time the signal is on versus the time it is off. Duty cycle is usually represented by a percentage. General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... exception -- An event such as an interrupt or a reset that stops the sequential execution of the instructions in the main program. external interrupt module (IRQ) -- A module in the M68HC08 Family with both dedicated external interrupt pins and port pins that can be enabled as interrupt pins. fetch -- To copy data from a memory location into the accumulator. firmware -- Instructions and data programmed into non-volatile memory. free-running counter -- A device that counts from zero to a predetermined number, then rolls over to zero and begins counting again. full-duplex transmission -- Communication on a channel in which data can be sent and received simultaneously. H -- The upper byte of the 16-bit index register (H:X) in the CPU08. H -- The half-carry bit in the condition code register of the CPU08. This bit indicates a carry from the low-order four bits of the accumulator value to the high-order four bits. The half-carry bit is required for binary-coded decimal arithmetic operations. The decimal adjust accumulator (DAA) instruction uses the state of the H and C bits to determine the appropriate correction factor. hexadecimal -- Base 16 numbering system that uses the digits 0 through 9 and the letters A through F. high byte -- The most significant eight bits of a word. illegal address -- An address not within the memory map. illegal opcode -- A non-existent opcode. MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com A G R E E M E N T EPROM -- Erasable, programmable, read-only memory. A non-volatile type of memory that can be erased by exposure to an ultraviolet light source and then reprogrammed. N O N - D I S C L O S U R E EEPROM -- Electrically erasable, programmable, read-only memory. A non-volatile type of memory that can be electrically reprogrammed. R E Q U I R E D Glossary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary I -- The interrupt mask bit in the condition code register of the CPU08. When I is set, all interrupts are disabled. index register (H:X) -- A 16-bit register in the CPU08. The upper byte of H:X is called H. The lower byte is called X. In the indexed addressing modes, the CPU uses the contents of H:X to determine the effective address of the operand. H:X can also serve as a temporary data storage location. input/output (I/O) -- Input/output interfaces between a computer system and the external world. A CPU reads an input to sense the level of an external signal and writes to an output to change the level on an external signal. instructions -- Operations that a CPU can perform. Instructions are expressed by programmers as assembly language mnemonics. A CPU interprets an opcode and its associated operand(s) and instruction. interrupt -- A temporary break in the sequential execution of a program to respond to signals from peripheral devices by executing a subroutine. interrupt request -- A signal from a peripheral to the CPU intended to cause the CPU to execute a subroutine. I/O -- See input/output (I/0). IRQ -- See external interrupt module (IRQ). jitter -- Short-term signal instability. latch -- A circuit that retains the voltage level (logic 1 or logic 0) written to it for as long as power is applied to the circuit. latency -- The time lag between instruction completion and data movement. least significant bit (LSB) -- The rightmost digit of a binary number. logic 1 -- A voltage level approximately equal to the input power voltage (VDD). General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. logic 0 -- A voltage level approximately equal to the ground voltage (VSS). low byte -- The least significant eight bits of a word. low voltage inhibit module (LVI) -- A module in the M68HC08 Family that monitors power supply voltage. LVI -- See low-voltage inhibit module (LVI). R E Q U I R E D Glossary mask -- 1. A logic circuit that forces a bit or group of bits to a desired state. 2. A photomask used in integrated circuit fabrication to transfer an image onto silicon. mask option -- An optional microcontroller feature that the customer chooses to enable or disable. mask option register (MOR) -- An EPROM location containing bits that enable or disable certain MCU features. A G R E E M E N T mark/space -- The logic 1/logic 0 convention used in formatting data in serial communication. MCU -- Microcontroller unit. See microcontroller. memory location -- Each M68HC08 memory location holds one byte of data and has a unique address. To store information in a memory location, the CPU places the address of the location on the address bus, the data information on the data bus, and asserts the write signal. To read information from a memory location, the CPU places the address of the location on the address bus and asserts the read signal. In response to the read signal, the selected memory location places its data onto the data bus. memory map -- A pictorial representation of all memory locations in a computer system. microcontroller -- Microcontroller unit (MCU). A complete computer system, including a CPU, memory, a clock oscillator, and input/output (I/O) on a single integrated circuit. MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com N O N - D I S C L O S U R E Freescale Semiconductor, Inc... M68HC08 -- A Motorola family of 8-bit MCUs. Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary modulo counter -- A counter that can be programmed to count to any number from zero to its maximum possible modulus. monitor ROM -- A section of ROM that can execute commands from a host computer for testing purposes. MOR -- See mask option register (MOR). most significant bit (MSB) -- The leftmost digit of a binary number. multiplexer -- A device that can select one of a number of inputs and pass the logic level of that input on to the output. N -- The negative bit in the condition code register of the CPU08. The CPU sets the negative bit when an arithmetic operation, logical operation, or data manipulation produces a negative result. nibble -- A set of four bits (half of a byte). object code -- The output from an assembler or compiler that is itself executable machine code or is suitable for processing to produce executable machine code. opcode -- A binary code that instructs the CPU to perform an operation. open-drain -- An output that has no pullup transistor. An external pullup device can be connected to the power supply to provide the logic 1 output voltage. operand -- Data on which an operation is performed. Usually, a statement consists of an operator and an operand. For example, the operator may be an add instruction, and the operand may be the quantity to be added. oscillator -- A circuit that produces a constant frequency square wave that is used by the computer as a timing and sequencing reference. OTPROM -- One-time programmable read-only memory. A non-volatile type of memory that cannot be reprogrammed. overflow -- A quantity that is too large to be contained in one byte or one word. page zero -- The first 256 bytes of memory (addresses $0000-$00FF). General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. peripheral -- A circuit not under direct CPU control. phase-locked loop (PLL) -- An oscillator circuit in which the frequency of the oscillator is synchronized to a reference signal. PLL -- See phase-locked loop (PLL). pointer -- Pointer register. An index register is sometimes called a pointer register because its contents are used in the calculation of the address of an operand and, therefore, points to the operand. polarity -- The two opposite logic levels, logic 1 and logic 0, which correspond to two different voltage levels, VDD and VSS. polling -- Periodically reading a status bit to monitor the condition of a peripheral device. port -- A set of wires for communicating with off-chip devices. prescaler -- A circuit that generates an output signal related to the input signal by a fractional scale factor such as 1/2, 1/8, 1/10, etc. program -- A set of computer instructions that causes a computer to perform a desired operation or operations. program counter (PC) -- A 16-bit register in the CPU08. The PC register holds the address of the next instruction or operand that the CPU will use. pull -- An instruction that copies into the accumulator the contents of a stack RAM location. The stack RAM address is in the stack pointer. MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com A G R E E M E N T PC -- See program counter (PC). N O N - D I S C L O S U R E Freescale Semiconductor, Inc... parity -- An error-checking scheme that counts the number of logic 1s in each byte transmitted. In a system that uses odd parity, every byte is expected to have an odd number of logic 1s. In an even parity system, every byte should have an even number of logic 1s. In the transmitter, a parity generator appends an extra bit to each byte to make the number of logic 1s odd for odd parity or even for even parity. A parity checker in the receiver counts the number of logic 1s in each byte. The parity checker generates an error signal if it finds a byte with an incorrect number of logic 1s. R E Q U I R E D Glossary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary pullup -- A transistor in the output of a logic gate that connects the output to the logic 1 voltage of the power supply. pulse-width -- The amount of time a signal is on as opposed to being in its off state. pulse-width modulation (PWM) -- Controlled variation (modulation) of the pulse width of a signal with a constant frequency. push -- An instruction that copies the contents of the accumulator to the stack RAM. The stack RAM address is in the stack pointer. PWM period -- The time required for one complete cycle of a PWM waveform. PMC -- Pulse width modulated motor control module RAM -- Random access memory. All RAM locations can be read or written by the CPU. The contents of a RAM memory location remain valid until the CPU writes a different value or until power is turned off. RC circuit -- A circuit consisting of capacitors and resistors having a defined time constant. read -- To copy the contents of a memory location to the accumulator. register -- A circuit that stores a group of bits. reserved memory location -- A memory location that is used only in special factory test modes. Writing to a reserved location has no effect. Reading a reserved location returns an unpredictable value. reset -- To force a device to a known condition. ROM -- Read-only memory. A type of memory that can be read but cannot be changed (written). The contents of ROM must be specified before manufacturing the MCU. SCI -- See serial communication interface module (SCI). serial -- Pertaining to sequential transmission over a single line. serial communication interface module (SCI) -- A module in the M68HC08 Family that supports asynchronous communication. General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... shift register -- A chain of circuits that can retain the logic levels (logic 1 or logic 0) written to them and that can shift the logic levels to the right or left through adjacent circuits in the chain. signed -- A binary number notation that accommodates both positive and negative numbers. The most significant bit is used to indicate whether the number is positive or negative, normally logic 0 for positive and logic 1 for negative. The other seven bits indicate the magnitude of the number. SIM -- See system integration module (SIM). software -- Instructions and data that control the operation of a microcontroller. software interrupt (SWI) -- An instruction that causes an interrupt and its associated vector fetch. SPI -- See serial peripheral interface module (SPI). stack -- A portion of RAM reserved for storage of CPU register contents and subroutine return addresses. stack pointer (SP) -- A 16-bit register in the CPU08 containing the address of the next available storage location on the stack. start bit -- A bit that signals the beginning of an asynchronous serial transmission. status bit -- A register bit that indicates the condition of a device. stop bit -- A bit that signals the end of an asynchronous serial transmission. MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com A G R E E M E N T set -- To change a bit from logic 0 to logic 1; opposite of clear. N O N - D I S C L O S U R E serial peripheral interface module (SPI) -- A module in the M68HC08 Family that supports synchronous communicaton. R E Q U I R E D Glossary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary subroutine -- A sequence of instructions to be used more than once in the course of a program. The last instruction in a subroutine is a return from subroutine (RTS) instruction. At each place in the main program where the subroutine instructions are needed, a jump or branch to subroutine (JSR or BSR) instruction is used to call the subroutine. The CPU leaves the flow of the main program to execute the instructions in the subroutine. When the RTS instruction is executed, the CPU returns to the main program where it left off. synchronous -- Refers to logic circuits and operations that are synchronized by a common reference signal. system integration module (SIM) -- One of a number of modules that handle a variety of control functions in the modular M68HC08 Family. The SIM controls mode of operation, resets and interrupts, and system clock distribution. TIM -- See timer interface module (TIM). timer interface module (TIM) -- A module used to relate events in a system to a point in time. timer -- A module used to relate events in a system to a point in time. toggle -- To change the state of an output from a logic 0 to a logic 1 or from a logic 1 to a logic 0. tracking mode -- Mode of low-jitter PLL operation during which the PLL is locked on a frequency. Also see acquisition mode. two's complement -- A means of performing binary subtraction using addition techniques. The most significant bit of a two's complement number indicates the sign of the number (1 indicates negative). The two's complement negative of a number is obtained by inverting each bit in the number and then adding 1 to the result. unbuffered -- Utilizes only one register for data; new data overwrites current data. General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. variable -- A value that changes during the course of program execution. VCO -- See voltage-controlled oscillator. vector -- A memory location that contains the address of the beginning of a subroutine written to service an interrupt or reset. voltage-controlled oscillator (VCO) -- A circuit that produces an oscillating output signal of a frequency that is controlled by a dc voltage applied to a control input. waveform -- A graphical representation in which the amplitude of a wave is plotted against time. wired-OR -- Connection of circuit outputs so that if any output is high, the connection point is high. word -- A set of two bytes (16 bits). write -- The transfer of a byte of data from the CPU to a memory location. X -- The lower byte of the index register (H:X) in the CPU08. Z -- The zero bit in the condition code register of the CPU08. The CPU08 sets the zero bit when an arithmetic operation, logical operation, or data manipulation produces a result of $00. MC68HC908MR24 -- Rev. 1.0 General Release Specification Glossary For More Information On This Product, Go to: www.freescale.com A G R E E M E N T Freescale Semiconductor, Inc... V -- The overflow bit in the condition code register of the CPU08. The CPU08 sets the V bit when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow bit. N O N - D I S C L O S U R E unimplemented memory location -- A memory location that is not used. Writing to an unimplemented location has no effect. Reading an unimplemented location returns an unpredictable value. Executing an opcode at an unimplemented location causes an illegal address reset. R E Q U I R E D Glossary Freescale Semiconductor, Inc. N O N - D I S C L O S U R E Freescale Semiconductor, Inc... A G R E E M E N T R E Q U I R E D Glossary General Release Specification MC68HC908MR24 -- Rev. 1.0 Glossary For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc... Freescale Semiconductor, Inc. Home Page: www.freescale.com email: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp. Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. For More Information On This Product, Go to: www.freescale.com HC908MR24GRS/D