Operation
Theory of
The MXT3010 delivers exceptional system performance through the use of parallel hardware
agents, zero-time context switching, and an instruction set optimized for ATM cell
manipulation and transmission. The chip is built around the SWANTM (Soft-Wired
ATM Network) processor, which is a specialized cell processing engine that supports
data rates of up to 800 Mbps by combining the pipelined architecture of a RISC
processor with the instruction set power of an ATM-specific CISC processor.
A number of hardware machines are integrated on-chip and operate in parallel to assist
the SWAN. Three fully independent DMA engines work concurrently to sustain high
throughput of data and control traffic through a high-speed multi-port internal cell
buffer RAM. The scheduling of this traffic is managed continuously by an internal Cell
Scheduling System (CSS).
The CSS includes a unique hardware scoreboard that can resolve scheduling conflicts
for up to 16,000 active connections. This deterministic behavior is essential when
maintaining independent traffic shaping parameters for each virtual connection in an
OC-12 link. For more detail on the CSS, see the traffic shaping application example
in this product brief.
External bus interfaces are available for each of the three DMA engines which access
the internal cell buffer RAM. The UTOPIA port connects to an ATM network through
a UTOPIA Level 2 multi-PHY interface. Port1 is a 32-bit DMA system interface which
runs a lightweight, burst-mode protocol designed to deliver very high throughput while
being easily adaptable to standard busses such as PCI or the i960. This port connects to
packet memory in SARing applications or to an external cell buffer in port processing
applications. Port2 is a 16-bit general-purpose interface, which supports both burst- and
non-burst-mode operations. This port can be used for host control messages, allowing Port1
memory to be optimized for handling network traffic, or for connecting to MXT3020
Circuit Coprocessors in TDM applications. An inter-chip communications subsystem
provides access to internal and external state information for application-specific use.
MXT3010 Features
SWAN™ Processor
• Pipelined, single-cycle operations
• Zero-time context switching
• 32-bit instruction set and 16-bit ALU
• Modulo arithmetic and built-in
ALU branching
• Scoreboarded register set
• On-chip instruction cache
• Operation at 100, 80, or 66 MHz
On-Chip Hardware Agents
• Three DMA engines
• Cell Scheduling System
• Cell buffer RAM
Cell Transmission
• Per-VC scheduling
• 8 independent schedule tables
for ports or Virtual Paths
• Software-controlled queuing,
with a library of queuing functions
ATM Adaption Layer
• VPI/VCI reduction mechanism
• CRC-32 generation and checking
• CRC-10 generation and checking
ATM PHY Interface
• UTOPIA Level 2 Multi-PHY
• 8-bit bidirectional or 16-bit unidirectional
• Programmable HEC insertion
• Clocked independently from other
system blocks