Register 7: UART Line Control (UARTLCRH), offset 0x02C ............................................................... 276
Register 8: UART Control (UARTCTL), offset 0x030 ......................................................................... 278
Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ........................................... 280
Register 10: UART Interrupt Mask (UARTIM), offset 0x038 ................................................................. 282
Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C ...................................................... 284
Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040 ................................................. 285
Register 13: UART Interrupt Clear (UARTICR), offset 0x044 ............................................................... 286
Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... 288
Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... 289
Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... 290
Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... 291
Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... 292
Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... 293
Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ...................................... 294
Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ..................................... 295
Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................ 296
Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................ 297
Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................ 298
Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................ 299
Synchronous Serial Interface (SSI) ............................................................................................ 300
Register 1: SSI Control 0 (SSICR0), offset 0x000 .............................................................................. 312
Register 2: SSI Control 1 (SSICR1), offset 0x004 .............................................................................. 314
Register 3: SSI Data (SSIDR), offset 0x008 ...................................................................................... 316
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 317
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 319
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 320
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 322
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 323
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 324
Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 325
Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 326
Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 327
Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 328
Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 329
Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 330
Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 331
Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 332
Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 333
Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 334
Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 335
Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 336
Inter-Integrated Circuit (I2C) Interface ........................................................................................ 337
Register 1: I2C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 351
Register 2: I2C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 352
Register 3: I2C Master Data (I2CMDR), offset 0x008 ......................................................................... 356
Register 4: I2C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 357
Register 5: I2C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 358
Register 6: I2C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 359
15November 30, 2007
Preliminary
LM3S1960 Microcontroller