LP38841 www.ti.com SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 LP38841 0.8A Ultra Low Dropout Linear Regulators Stable with Ceramic Output Capacitors Check for Samples: LP38841 FEATURES DESCRIPTION * * The LP38841 is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: Vbias provides voltage to drive the gate of the N-MOS power transistor, while Vin is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low Vin voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability. 1 2 * * * * * * * * Ideal for Conversion from 1.8V or 1.5V Inputs Designed for Use with low ESR Ceramic Capacitors 0.8V, 1.2V and 1.5V Standard Voltages Available Ultra Low Dropout Voltage (75mV at 0.8A typ) 1.5% Initial Output Accuracy Load Regulation of 0.1%/A (typical) 30nA Quiescent Current in Shutdown (typical) Low Ground Pin Current at all Loads Over Temperature/over Current Protection Available in 5 Lead TO-220 and DDPAK/TO-263 Packages -40C to +125C Junction Temperature Range APPLICATIONS The fast transient response of these devices makes them suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The parts are available in TO-220 and DDPAK/TO-263 packages. * Dropout Voltage: 75 mV (typ) at 0.8A load current. * * * * ASIC Power Supplies In: - Desktops, Notebooks, and Graphics Cards, Servers - Gaming Set Top Boxes, Printers and Copiers Server Core and I/O Supplies DSP and FPGA Power Supplies SMPS Post-Regulator Quiescent Current: 30 mA (typ) at full load. Shutdown Current: 30 nA (typ) when S/D pin is low. Precision Output Voltage: 1.5% room temperature accuracy. TYPICAL APPLICATION CIRCUIT LP38841 IN IN BIAS 5V 10% 4.7 PF* BIAS 0.1 PF OUT OUT 10 PF Ceramic S/D S/D GND GND GND * Minimum value required if Tantalum capacitor is used (see Application Hints). 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2004-2013, Texas Instruments Incorporated LP38841 SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. CONNECTION DIAGRAM Figure 1. TO-220, Top View Figure 2. DDPAK/TO-263, Top View PIN DESCRIPTIONS Pin Name BIAS OUTPUT GND Description The bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and provides drive voltage for the N-FET. The regulated output voltage is connected to this pin. This is both the power and analog ground for the IC. Note that both pin three and the tab of the TO-220 and DDPAK/TO-263 packages are at ground potential. Pin three and the tab should be tied together using the PC board copper trace material and connected to circuit ground. INPUT The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin. Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred millivolts above the output voltage. SHUTDOWN This provides a low power shutdown function which turns the regulated output OFF. Tie to VBIAS if this function is not used. BLOCK DIAGRAM 2 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 LP38841 www.ti.com SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 ABSOLUTE MAXIMUM RATINGS (1) If Military/Aerospace specified devices are required, contact the Texas Instruments Semiconductor Sales Office/ Distributors for availability and specifications. -65C to +150C Storage Temperature Range Lead Temp. (Soldering, 5 seconds) ESD Rating Human Body Model Machine Model (3) Power Dissipation 260C (2) 2 kV 200V (4) Internally Limited VIN Supply Voltage (Survival) -0.3V to +6V VBIAS Supply Voltage (Survival) -0.3V to +7V Shutdown Input Voltage (Survival) -0.3V to +7V IOUT (Survival) Internally Limited -0.3V to +6V Output Voltage (Survival) -40C to +150C Junction Temperature (1) (2) (3) (4) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions. The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin. The machine model is a 220 pF capacitor discharged directly into each pin. At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink thermal values. J-A for TO-220 devices is 65C/W if no heatsink is used. If the TO-220 device is attached to a heatsink, a J-S value of 4C/W can be assumed. J-A for DDPAK/TO-263 devices is approximately 35C/W if soldered down to a copper plane which is at least 1 square inch in area. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown. RECOMMENDED OPERATING CONDITIONS VIN Supply Voltage (VOUT + VDO) to 5.5V Shutdown Input Voltage 0 to +5.5V IOUT 0.8A -40C to +125C Operating Junction Temperature Range VBIAS Supply Voltage 4.5V to 5.5V VOUT 0.8V to 1.5V Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 3 LP38841 SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 www.ti.com ELECTRICAL CHARACTERISTICS Limits in standard typeface are for TJ = 25C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: VIN = VO(NOM) + 1V, VBIAS = 4.5V, IL = 10 mA, CIN = 10 F CER, COUT = 22 F CER, CBIAS = 1 F CER, VS/D = VBIAS. Min/Max limits are specified through testing, statistical correlation, or design. (1) Symbol VO Parameter Conditions Output Voltage Tolerance 10 mA < IL < 0.8A VO(NOM) + 1V VIN 5.5V 4.5V VBIAS 5.5V (3) VO/VIN Output Voltage Line Regulation VO/IL Output Voltage Load Regulation VDO Dropout Voltage IQ(VIN) Quiescent Current Drawn from VIN Supply (4) (5) Min ISC Quiescent Current Drawn from VBIAS Supply Short-Circuit Current Max 0.8 0.812 0.824 1.182 1.164 1.2 1.218 1.236 1.478 1.455 1.5 1.523 1.545 0.01 Units V %/V 0.1 0.4 1.3 %/A IL = 0.8A 75 120 205 mV 10 mA < IL < 0.8A 30 35 40 mA 0.06 1 30 A 2 4 6 mA VS/D 0.3V 0.03 1 30 A VOUT = 0V 2.6 VS/D 0.3V IQ(VBIAS) (2) 0.788 0.776 VO(NOM) + 1V VIN 5.5V 10 mA < IL < 0.8A Typ 10 mA < IL < 0.8A A Shutdown Input VSDT Output Turn-off Threshold Output = ON Output = OFF 0.7 0.3 0.7 Td (OFF) Turn-OFF Delay RLOAD X COUT << Td (OFF) 20 Td (ON) Turn-ON Delay RLOAD X COUT << Td (ON) 15 IS/D S/D Input Current VS/D =1.3V 1 VS/D 0.3V -1 TO-220, No Heatsink 65 DDPAK/TO-263, 1 sq.in Copper 35 J-A Junction to Ambient Thermal Resistance 1.3 V s A C/W AC Parameters PSRR (VIN) Ripple Rejection for VIN Input Voltage VIN = VOUT +1V, f = 120 Hz 80 VIN = VOUT + 1V, f = 1 kHz 65 VBIAS = VOUT + 3V, f = 120 Hz 58 VBIAS = VOUT + 3V, f = 1 kHz 58 PSRR (VBIAS) Ripple Rejection for VBIAS Voltage en Output Noise Density f = 120 Hz Output Noise Voltage VOUT = 1.5V BW = 10 Hz - 100 kHz 150 BW = 300 Hz - 300 kHz 90 (1) (2) (3) (4) (5) 4 1 dB V/Hz V (rms) If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground. Typical numbers represent the most likely parametric norm for 25C operation. Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage. Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load. Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 LP38841 www.ti.com SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise specified: TJ = 25C, CIN = 10 F CER, COUT = 22 F CER, CBIAS = 1 F CER,S/D Pin is tied to VBIAS, VOUT = 1.2V, IL = 10mA, VBIAS = 5V, VIN = VOUT + 1V. Dropout Voltage Over Temperature 0.12 VBIAS 6 125oC VBIAS = 5V 0.10 DROPOUT VOLTAGE (V) VBIAS (V) VBIAS Transient Response 5 10 VOUT 0 IL = 10 mA -10 'VOUT (mV) 4 25oC 0.08 -40oC 0.06 0.04 0.02 VOUT = 1.2V VIN = 1.7V 0 0 0.2 0.4 20 Ps/DIV Figure 3. VOUT vs Temperature 100 90 COUT = 4.7 PF Tantalum 1.53 80 ILOAD = 10 mA 1.52 70 1.51 1.50 1.49 60 50 40 1.48 30 1.47 20 1.46 10 1.45 0 1000 0 20 40 60 80 100 120 140 TEMPERATURE (oC) 90 80 100000 1000000 Figure 6. VBIAS PSRR 100 10000 FREQUENCY (Hz) Figure 5. VIN PSRR 80 COUT = 4.7 PF Tantalum CBIAS = 1 PF Tantalum IL = 0 VOUT = 1.2V PSRR (dB) 70 PSRR (dB) VBIAS PSRR 1.54 -40 -20 0.8 Figure 4. PSRR (dB) VOUT (V) 1.55 0.6 ILOAD (A) 60 50 40 70 CBIAS = 1 PF Tantalum 60 IL = 10 mA 50 40 30 30 20 20 10 10 0 100 1000 10000 100000 1000000 0 1000 10000 100000 FREQUENCY (Hz) FREQUENCY (Hz) Figure 7. Figure 8. 1000000 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 5 LP38841 SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 www.ti.com APPLICATION HINTS EXTERNAL CAPACITORS To assure regulator stability, input and output capacitors are required as shown in the Typical Application Circuit. OUTPUT CAPACITOR An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor values as low as 4.7F. If a ceramic capacitor is used, a minimum of 22 F of capacitance must be used (capacitance may be increased without limit). The reason a larger ceramic capacitor is required is that the output capacitor sets a pole which limits the loop bandwidth. The Tantalum capacitor has a higher ESR than the ceramic which provides more phase margin to the loop, thereby allowing the use of a smaller output capacitor because adequate phase margin can be maintained out to a higher crossover frequency. The tantalum capacitor will typically also provide faster settling time on the output after a fast changing load transient occurs, but the ceramic capacitor is superior for bypassing high frequency noise. The output capacitor must be located less than one centimeter from the output pin and returned to a clean analog ground. Care must be taken in choosing the output capacitor to ensure that sufficient capacitance is provided over the full operating temperature range. If ceramics are selected, only X7R or X5R types may be used because Z5U and Y5F types suffer severe loss of capacitance with temperature and applied voltage and may only provide 20% of their rated capacitance in operation. INPUT CAPACITOR The input capacitor is also critical to loop stability because it provides a low source impedance for the regulator. The minimum required input capacitance is 10 F ceramic (Tantalum not recommended). The value of CIN may be increased without limit. As stated above, X5R or X7R must be used to ensure sufficient capacitance is provided. The input capacitor must be located less than one centimeter from the input pin and returned to a clean analog ground. BIAS CAPACITOR The 0.1F capacitor on the bias line can be any good quality capacitor (ceramic is recommended). BIAS VOLTAGE The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage must be in the range of 4.5 - 5.5V to assure proper operation of the part. UNDER VOLTAGE LOCKOUT The bias voltage is monitored by a circuit which prevents the regulator output from turning on if the bias voltage is below approximately 4V. SHUTDOWN OPERATION Pulling down the shutdown (S/D) pin will turn-off the regulator. Pin S/D must be actively terminated through a pull-up resistor (10 k to 100 k) for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to VBIAS if not used. POWER DISSIPATION/HEATSINKING A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by: PD = (VIN-VOUT)IOUT+ (VIN)IGND (1) where IGND is the operating ground current of the device. The maximum allowable temperature rise (TRmax) depends on the maximum ambient temperature (TAmax) of the application, and the maximum allowable junction temperature (TJmax): 6 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 LP38841 www.ti.com SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 TRmax = TJmax- TAmax (2) The maximum allowable value for junction to ambient Thermal Resistance, JA, can be calculated using the formula: JA = TRmax / PD (3) These parts are available in TO-220 and DDPAK/TO-263 packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow. If the maximum allowable value of JA calculated above is 60 C/W for TO-220 package and 60 C/W for DDPAK/TO-263 package no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable JA falls below these limits, a heat sink is required. HEATSINKING TO-220 PACKAGE The thermal resistance of a TO-220 package can be reduced by attaching it to a heat sink or a copper plane on a PC board. If a copper plane is to be used, the values of JA will be same as shown in next section for DDPAK/TO-263 package. The heatsink to be used in the application should have a heatsink to ambient thermal resistance, HA JA - CH - JC. (4) In this equation, CH is the thermal resistance from the case to the surface of the heat sink and JC is the thermal resistance from the junction to the surface of the case. JC is about 3C/W for a TO-220 package. The value for CH depends on method of attachment, insulator, etc. CH varies between 1.5C/W to 2.5C/W. If the exact value is unknown, 2C/W can be assumed. HEATSINKING DDPAK/TO-263 PACKAGE The DDPAK/TO-263 package uses the copper plane on the PCB as a heatsink. The tab of this package is soldered to the copper plane for heat sinking. The graph below shows a curve for the JA of DDPAK/TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat sinking. Figure 9. JA vs Copper (1 Ounce) Area for DDPAK/TO-263 Package As shown in the graph below, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for JA for the DDPAK/TO-263 package mounted to a PCB is 32C/W. Figure 10 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient temperatures, assuming JA is 35C/W and the maximum junction temperature is 125C. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 7 LP38841 SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 www.ti.com Figure 10. Maximum Power Dissipation vs Ambient Temperature for DDPAK/TO-263 Package 8 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 LP38841 www.ti.com SNVS289C - DECEMBER 2004 - REVISED APRIL 2013 REVISION HISTORY Changes from Revision B (April 2013) to Revision C * Page Changed layout of National Data Sheet to TI format ............................................................................................................ 8 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP38841 9 PACKAGE OPTION ADDENDUM www.ti.com 4-Nov-2016 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (C) Device Marking (4/5) LP38841S-0.8/NOPB ACTIVE DDPAK/ TO-263 KTT 5 45 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38841S -0.8 LP38841S-1.2 NRND DDPAK/ TO-263 KTT 5 45 TBD Call TI Call TI -40 to 125 LP38841S -1.2 LP38841S-1.2/NOPB ACTIVE DDPAK/ TO-263 KTT 5 45 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38841S -1.2 LP38841S-1.5/NOPB ACTIVE DDPAK/ TO-263 KTT 5 45 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38841S -1.5 LP38841SX-1.2/NOPB ACTIVE DDPAK/ TO-263 KTT 5 500 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38841S -1.2 LP38841SX-1.5/NOPB ACTIVE DDPAK/ TO-263 KTT 5 500 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38841S -1.5 LP38841T-0.8/NOPB ACTIVE TO-220 KC 5 45 Green (RoHS & no Sb/Br) CU SN Level-1-NA-UNLIM -40 to 125 LP38841T -0.8 LP38841T-1.2/LF03 ACTIVE TO-220 NDH 5 45 Green (RoHS & no Sb/Br) CU SN Level-1-NA-UNLIM LP38841T-1.2/NOPB ACTIVE TO-220 KC 5 45 Green (RoHS & no Sb/Br) CU SN Level-1-NA-UNLIM -40 to 125 LP38841T -1.2 LP38841T-1.5/NOPB ACTIVE TO-220 KC 5 45 Green (RoHS & no Sb/Br) CU SN Level-1-NA-UNLIM -40 to 125 LP38841T -1.5 LP38841T -1.2 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 4-Nov-2016 (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) LP38841SX-1.2/NOPB DDPAK/ TO-263 KTT 5 500 330.0 24.4 LP38841SX-1.5/NOPB DDPAK/ TO-263 KTT 5 500 330.0 24.4 Pack Materials-Page 1 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 10.75 14.85 5.0 16.0 24.0 Q2 10.75 14.85 5.0 16.0 24.0 Q2 PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP38841SX-1.2/NOPB DDPAK/TO-263 KTT 5 500 367.0 367.0 45.0 LP38841SX-1.5/NOPB DDPAK/TO-263 KTT 5 500 367.0 367.0 45.0 Pack Materials-Page 2 PACKAGE OUTLINE KC0005A TO-220 - 16.51 mm max height SCALE 0.850 TO-220 4.83 4.06 10.67 9.65 3.05 2.54 B 1.40 1.14 A 6.86 5.69 3.71-3.96 8.89 6.86 (6.275) 12.88 10.08 OPTIONAL CHAMFER 16.51 MAX 2X (R1) OPTIONAL 9.25 7.67 C (4.25) PIN 1 ID (OPTIONAL) NOTE 3 14.73 12.29 1 5X 0.25 5 0.61 0.30 1.02 0.64 C A B 3.05 2.03 4X 1.7 6.8 1 5 4215009/A 01/2017 NOTES: 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Shape may vary per different assembly sites. www.ti.com EXAMPLE BOARD LAYOUT KC0005A TO-220 - 16.51 mm max height TO-220 4X (1.45) PKG 0.07 MAX ALL AROUND 0.07 MAX ALL AROUND METAL TYP (1.45) PKG (2) 4X (2) 1 (R0.05) TYP 5X ( 1.2) SOLDER MASK OPENING, TYP (1.7) TYP 5 FULL R TYP (6.8) LAND PATTERN NON-SOLDER MASK DEFINED SCALE:12X 4215009/A 01/2017 www.ti.com MECHANICAL DATA NDH0005D www.ti.com MECHANICAL DATA KTT0005B TS5B (Rev D) BOTTOM SIDE OF PACKAGE www.ti.com IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2017, Texas Instruments Incorporated Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments: LP38841MR-ADJ LP38841MRX-ADJ LP38841S-0.8 LP38841S-0.8/NOPB LP38841S-1.2 LP38841S-1.2/NOPB LP38841S-1.5 LP38841S-1.5/NOPB LP38841SX-0.8 LP38841SX-0.8/NOPB LP38841SX-1.2 LP38841SX-1.2/NOPB LP38841SX-1.5 LP38841SX-1.5/NOPB LP38841T-0.8 LP38841T-0.8/NOPB LP38841T-1.2 LP38841T-1.2/LF03 LP38841T-1.2/NOPB LP38841T-1.5 LP38841T-1.5/NOPB