DS2155
10 of 242
2. LIST OF FIGURES
Figure 4-1 DS2155 BLOCK DIAGRAM......................................................................................................14
Figure 4-2 LINE INTERFACE UNIT...........................................................................................................15
Figure 4-3 RECEIVE AND TRANSMIT FRAMER ....................................................................................16
Figure 4-4 BACKPLANE INTERFACE .....................................................................................................17
Figure 5-1 10mm STBGA PACKAGE PIN LAYOUT ................................................................................28
Figure 8-1 DS2155 PROGRAMMING SEQUENCE ...................................................................................36
Figure 9-1 DS2155 CLOCK MAP ................................................................................................................40
Figure 17-1 SIMPLIFIED DIAGRAM OF RECEIVE SIGNALING PATH ...............................................78
Figure 17-2 SIMPLIFIED DIAGRAM OF TRANSMIT SIGNALING PATH............................................84
Figure 21-1 CRC-4 RECALCULATE METHOD ......................................................................................107
Figure 25-1 BASIC NETWORK CONNECTIONS....................................................................................143
Figure 25-2 TYPICAL MONITOR APPLICATION..................................................................................145
Figure 25-3 CMI CODING .........................................................................................................................146
Figure 25-4 BASIC INTERFACE...............................................................................................................157
Figure 25-5 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION ...................158
Figure 25-6 E1 TRANSMIT PULSE TEMPLATE.....................................................................................160
Figure 25-7 T1 TRANSMIT PULSE TEMPLATE.....................................................................................160
Figure 25-8 JITTER TOLERANCE (T1 MODE).......................................................................................161
Figure 25-9 JITTER TOLERANCE (E1 MODE).......................................................................................161
Figure 25-10 JITTER ATTENUATION (T1 MODE) ................................................................................162
Figure 25-11 JITTER ATTENUATION (E1 MODE) ................................................................................162
Figure 25-12 OPTIONAL CRYSTAL CONNECTIONS ...........................................................................163
Figure 29-1 IBO EXAMPLE.......................................................................................................................185
Figure 30-1 ESIB GROUP OF FOUR DS2155s.........................................................................................186
Figure 34-1 JTAG FUNCTIONAL BLOCK DIAGRAM...........................................................................193
Figure 34-2 TAP CONTROLLER STATE DIAGRAM .............................................................................195
Figure 35-1 RECEIVE SIDE D4 TIMING .................................................................................................202
Figure 35-2 RECEIVE SIDE ESF TIMING ...............................................................................................203
Figure 35-3 RECEIVE SIDE BOUNDARY TIMING (With Elastic Store Disabled)................................204
Figure 35-4 RECEIVE SIDE 1.544MHz BOUNDARY TIMING (With Elastic Store Enabled)...............205
Figure 35-5 RECEIVE SIDE 2.048MHz BOUNDARY TIMING (With Elastic Store Enabled)...............206
Figure 35-6 TRANSMIT SIDE D4 TIMING..............................................................................................207
Figure 35-7 TRANSMIT SIDE ESF TIMING............................................................................................208
Figure 35-8 TRANSMIT SIDE BOUNDARY TIMING (With Elastic Store Disabled) ............................209
Figure 35-9 TRANSMIT SIDE 1.544MHz BOUNDARY TIMING (With Elastic Store Enabled) ...........210
Figure 35-10 TRANSMIT SIDE 2.048MHz BOUNDARY TIMING (With Elastic Store Enabled) .........211
Figure 35-11 RECEIVE SIDE TIMING .....................................................................................................212
Figure 35-12 RECEIVE SIDE BOUNDARY TIMING (With Elastic Store Disabled)..............................213
Figure 35-13 RECEIVE SIDE BOUNDARY TIMING, RSYSCLK = 1.544MHz (Elastic Store Enabled)214
Figure 35-14 RECEIVE SIDE BOUNDARY TIMING, RSYSCLK = 2.048MHz (Elastic Store Enabled)215
Figure 35-15 RECEIVE IBO CHANNEL INTERLEAVE MODE TIMING.............................................216
Figure 35-16 RECEIVE IBO FRAME INTERLEAVE MODE TIMING ..................................................217
Figure 35-17 G.802 TIMING, E1 MODE ONLY.......................................................................................218
Figure 35-18 TRANSMIT SIDE TIMING..................................................................................................219
Figure 35-19 TRANSMIT SIDE BOUNDARY TIMING (Elastic Store Diabled).....................................220
Figure 35-20 TRANSMIT SIDE BOUNDARY TIMING, TSYSCLK = 1.544MHz .................................221
Figure 35-21 TRANSMIT SIDE BOUNDARY TIMING, TSYSCLK = 2.048MHz .................................222
Figure 35-22 TRANSMIT IBO CHANNEL INTERLEAVE MODE TIMING .........................................223
Figure 35-23 TRANSMIT IBO FRAME INTERLEAVE MODE TIMING...............................................224
Figure 37-1 INTEL BUS READ TIMING (BTS = 0 / MUX = 1) ..............................................................228
Figure 37-2 INTEL BUS WRITE TIMING (BTS = 0 / MUX = 1) ............................................................228
Figure 37-3 MOTOROLA BUS TIMING (BTS = 1 / MUX = 1)...............................................................229
Figure 37-4 INTEL BUS READ TIMING (BTS = 0 / MUX = 0) ..............................................................231
Figure 37-5 INTEL BUS WRITE TIMING (BTS = 0 / MUX = 0) ............................................................231
Figure 37-6 MOTOROLA BUS READ TIMING (BTS = 1 / MUX = 0) ...................................................232
Figure 37-7 MOTOROLA BUS WRITE TIMING (BTS = 1 / MUX = 0) .................................................232
Figure 37-8 RECEIVE SIDE TIMING (T1 MODE) ..................................................................................234
Figure 37-9 RECEIVE SIDE TIMING, ELASTIC STORE ENABLED (T1 MODE) ...............................235
Figure 37-10 RECEIVE LINE INTERFACE TIMING ..............................................................................236