© 2010 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
IPUG89_1.0, January 2011 2 2D FIR Filter IP Core User’s Guide
Chapter 1. Introduction .......................................................................................................................... 4
Quick Facts ........................................................................................................................................................... 4
Features ................................................................................................................................................................ 6
Chapter 2. Functional Description ........................................................................................................ 7
Key Concepts........................................................................................................................................................ 7
Block Diagram....................................................................................................................................................... 7
Coefficients ........................................................................................................................................................... 8
Interpolation and Decimation ....................................................................................................................... 8
Coefficient Generation ............................................................................................................................... 10
Dynamic Zoom and Pan...................................................................................................................................... 12
Primary I/O .......................................................................................................................................................... 13
Interface Descriptions ......................................................................................................................................... 13
Video Input/Output ..................................................................................................................................... 13
Coefficient Update...................................................................................................................................... 13
Chapter 3. Parameter Settings ............................................................................................................ 14
Architecture Tab.................................................................................................................................................. 14
Filter Specifications .................................................................................................................................... 15
Interpolation/Decimation Factors ............................................................................................................... 16
Active Region ............................................................................................................................................. 16
Edge Mode................................................................................................................................................. 16
Coefficients Specifications ......................................................................................................................... 16
Throughput................................................................................................................................................. 16
I/O Specification Tab........................................................................................................................................... 17
Input data ................................................................................................................................................... 17
Coefficients ................................................................................................................................................ 17
Vertical Filter Output .................................................................................................................................. 17
Output ........................................................................................................................................................ 17
Precision Control........................................................................................................................................ 18
Implementation Tab ............................................................................................................................................ 18
Memory Type ............................................................................................................................................. 18
Chapter 4. IP Core Generation............................................................................................................. 19
Licensing the IP Core.......................................................................................................................................... 19
Getting Started .................................................................................................................................................... 19
IPexpress-Created Files and Top Level Directory Structure............................................................................... 21
Instantiating the Core .......................................................................................................................................... 23
Running Functional Simulation ........................................................................................................................... 23
Synthesizing and Implementing the Core in a Top-Level Design ....................................................................... 23
Hardware Evaluation........................................................................................................................................... 24
Enabling Hardware Evaluation in Diamond................................................................................................ 24
Enabling Hardware Evaluation in ispLEVER.............................................................................................. 24
Updating/Regenerating the IP Core .................................................................................................................... 24
Regenerating an IP Core in Diamond ........................................................................................................ 24
Regenerating an IP Core in ispLEVER ...................................................................................................... 25
Chapter 5. Support Resources ............................................................................................................ 26
Lattice Technical Support.................................................................................................................................... 26
Online Forums............................................................................................................................................ 26
Telephone Support Hotline ........................................................................................................................ 26
E-mail Support ........................................................................................................................................... 26
Local Support ............................................................................................................................................. 26
Table of Contents