BUK9230-55A
TrenchMOS™ logic level FET
Rev. 03 — 30 January 2001 Product specification
c
c
M3D300
1. Description
N-channel enhancement mode field-effect power transistor in a plastic package using
TrenchMOS™1 technology, featuring very low on-state resistance.
Product availability:
BUK9230-55A in SOT428 (D-PAK).
2. Features
■TrenchMOS™ technology
■Q101 compliant
■175 °C rated
■Logic level compatible.
3. Applications
■Automotive and general purpose power switching:
◆12 V and 24 V loads
◆Motors, lamps and solenoids.
4. Pinning information
1. TrenchMOS is a trademark of Royal Philips Electronics.
Table 1: Pinning - SOT428 (D-PAK), simplified outline and symbol
Pin Description Simplified outline Symbol
1 gate (g)
SOT428 (D-PAK)
2 drain (d)
3 source (s)
mb mounting base;
connected to
drain (d)
MBK091
Top view
13
mb
2
s
d
g
MBB076
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 2 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
5. Quick reference data
6. Limiting values
[1] IDM is limited by chip, not package.
Table 2: Quick reference data
Symbol Parameter Conditions Typ Max Unit
VDS drain-source voltage (DC) −55 V
IDdrain current (DC) Tmb =25°C; VGS =5V −38 A
Ptot total power dissipation Tmb =25°C−88 W
Tjjunction temperature −175 °C
RDSon drain-source on-state resistance Tj=25°C; VGS =5V; I
D=15A 26 30 mΩ
Tj=25°C; VGS = 4.5 V; ID=15A −33 mΩ
Table 3: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDS drain-source voltage (DC) −55 V
VDGR drain-gate voltage (DC) RGS =20kΩ−55 V
VGS gate-source voltage (DC) −±10 V
VGSM non-repetitive gate-source voltage tp≤50 µs−±15 V
IDdrain current (DC) Tmb =25°C; VGS =5V;
Figure 2 and 3−38 A
Tmb = 100 °C; VGS =5V;Figure 2 −27 A
IDM peak drain current Tmb =25°C; pulsed; tp≤10 µs;
Figure 3 [1] −154 A
Ptot total power dissipation Tmb =25°C; Figure 1 −88 W
Tstg storage temperature −55 +175 °C
Tjoperating junction temperature −55 +175 °C
Source-drain diode
IDR reverse drain current (DC) Tmb =25°C−38 A
IDRM pulsed reverse drain current Tmb =25°C; pulsed; tp≤10 µs−154 A
Avalanche ruggedness
WDSS non-repetitive avalanche energy unclamped inductive load; ID=34A;
VDS ≤55 V; VGS =5V; R
GS =50Ω;
starting Tj=25°C
−57.8 mJ
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 3 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
VGS ≥4.5 V
Fig 1. Normalized total power dissipation as a
function of mounting base temperature. Fig 2. Normalized continuous drain current as a
function of mounting base temperature.
Tamb =25°C; IDM is single pulse.
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.
03aa16
0
20
40
60
80
100
120
0 25 50 75 100 125 150 175 200
Pder
Tmb (oC)
(%)
03aa24
0
20
40
60
80
100
120
0 25 50 75 100 125 150 175 200
Ider
(%)
Tmb (oC)
Pder Ptot
Ptot 25 C
°
()
---------------------- 100%×=
Ider ID
ID25C
°
()
-------------------100%×=
03na89
1
10
102
103
1 10
102
VDS (V)
ID
(A)
D.C.
100 ms
10 ms
RDSon = VDS/ ID
1 ms
tp = 10 us
100 us
tp
tp
T
P
t
T
δ
=
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 4 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
7. Thermal characteristics
7.1 Transient thermal impedance
Table 4: Thermal characteristics
Symbol Parameter Conditions Value Unit
Rth(j-a) thermal resistance from junction to ambient Figure 4 71.4 K/W
Rth(j-mb) thermal resistance from junction to mounting
base 1.7 K/W
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.
03na90
Single Shot
0.2
0.1
0.05
0.02
10-2
10-1
1
10
10-6 10-5 10-4 10-3 10-2 10-1
1
tp (s)
Zth(j-mb)
(K/W)
δ = 0.5
tp
tp
T
P
t
T
δ =
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 5 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
8. Characteristics
Table 5: Characteristics
T
j
=25
°
C unless otherwise specified
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
V(BR)DSS drain-source breakdown
voltage ID= 0.25 mA; VGS =0V
Tj=25°C55−−V
Tj=−55 °C50−−V
VGS(th) gate-source threshold voltage ID= 1 mA; VDS =V
GS;
Figure 9
Tj=25°C 1 1.5 2 V
Tj= 175 °C 0.5 −−V
Tj=−55 °C−−2.3 V
IDSS drain-source leakage current VDS = 55 V; VGS =0V
Tj=25°C−0.05 10 µA
Tj= 175 °C−−500 µA
IGSS gate-source leakage current VGS =±10 V; VDS =0V −2 100 nA
RDSon drain-source on-state
resistance VGS =5V; I
D=15A;
Figure 7 and 8
Tj=25°C−26 30 mΩ
Tj= 175 °C−−60 mΩ
VGS = 4.5 V; ID=15A −−33 mΩ
VGS =10V; I
D=15A −23 27 mΩ
Dynamic characteristics
Ciss input capacitance VGS =0V; V
DS =25V;
f = 1 MHz; Figure 12 −1294 1725 pF
Coss output capacitance −210 252 pF
Crss reverse transfer capacitance −142 195 pF
td(on) turn-on delay time VDD = 30 V; RL= 1.2 Ω;
VGS =5V; R
G=10Ω;−14 −ns
trrise time −125 −ns
td(off) turn-off delay time −64 −ns
tffall time −68 −ns
Ldinternal drain inductance measured from drain lead
from package to centre of
die
−2.5 −nH
Lsinternal source inductance measured from source lead
from package to source
bond pad
−7.5 −nH
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 6 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
Source-drain diode
VSD source-drain (diode forward)
voltage IS= 25 A; VGS =0V;
Figure 15 −0.85 1.2 V
trr reverse recovery time IS=20A;dI
S/dt = −100 A/µs
VGS =−10 V; VDS =30V −35 −ns
Qrrecovered charge −70 −nC
Table 5: Characteristics
…continued
T
j
=25
°
C unless otherwise specified
Symbol Parameter Conditions Min Typ Max Unit
Tj=25°CT
j=25°C; ID=15A
Fig 5. Output characteristics: drain current as a
function of drain-source voltage; typical values. Fig 6. Drain-source on-state resistance as a function
of gate-source voltage; typical values.
Tj=25°C
Fig 7. Drain-source on-state resistance as a function
of drain current; typical values. Fig 8. Normalized drain-source on-state resistance
factor as a function of junction temperature.
03na86
0
20
40
60
80
100
120
140
160
0246810
VDS (V)
ID
(A)
2.2
3
4
5
6
7
8
VGS (V) = 109
03na84
10
15
20
25
30
35
246810
VGS (V)
RDSon
(mΩ)
03na87
15
20
25
30
35
40
45
50
55
0 102030405060708090
ID (A)
RDSon
(mΩ)
5
3.2 3.4
3.6 3.8 4
VGS(V) = 3
03aa28
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
2.2
-60 -20 20 60 100 140 180
Tj (oC)
a
aRDSon
RDSon 25 C
°
()
----------------------------
=
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 7 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
ID= 1 mA; VDS =V
GS Tj=25°C; VDS =V
GS
Fig 9. Gate-source threshold voltage as a function of
junction temperature. Fig 10. Sub-threshold drain current as a function of
gate-source voltage.
Tj=25°C; VDS =25V V
GS = 0 V; f = 1 MHz
Fig 11. Forward transconductance as a function of
drain current; typical values. Fig 12. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values.
03aa33
0
0.5
1
1.5
2
2.5
-60 -20 20 60 100 140 180
max
typ
min
VGS(th)
Tj (oC)
(V)
03aa36
00.5 1 1.5 2 2.5 3
maxtyp
min
ID
VGS (V)
10-6
10-5
10-4
10-3
10-2
10-1
(A)
03na85
0
5
10
15
20
25
30
35
0 20406080
ID (A)
gfs
(S)
03na88
0
500
1000
1500
2000
2500
3000
3500
10-2 10-1
1 10
102
VDS (V)
C (pF)
Ciss
Coss
Crss
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 8 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
VDS =25V T
j=25°C; ID=25A
Fig 13. Transfer characteristics: drain current as a
function of gate-source voltage; typical values. Fig 14. Gate-source voltage as a function of turn-on
gate charge; typical values.
VGS =0V
Fig 15. Reverse diode current as a function of reverse diode voltage; typical values.
03na81
0
20
40
60
80
100
0123456
VGS (V)
ID
(A)
Tj = 175 oC
Tj = 25 oC
03na83
0
1
2
3
4
5
6
0102030
QG (nC)
VGS
(V)
VDD= 44 V
VDD= 14 V
03na82
0
20
40
60
80
100
0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6
VSD (V)
IS
(A)
Tj = 175 oC
Tj = 25 oC
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 9 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
9. Package outline
Fig 16. SOT428 (D-PAK).
REFERENCES
OUTLINE
VERSION EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC EIAJ
SOT428 TO-252 SC-63 98-04-07
99-09-13
0 10 20 mm
scale
Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads
(one lead cropped) SOT428
E
b2D1
wAM
bc
b1
L1
L
13
2
D
E1
HE
L2
Note
1. Measured from heatsink back to lead.
e1
e
AA2
A
A1
y
seating plane
mounting
base
A1(1) D
max.
bD1
max. E
max. HE
max. wy
max.
A2b2
b1
max. cE1
min. ee
1L1
min. L2
L
A
max.
UNIT
DIMENSIONS (mm are the original dimensions)
0.2 0.2
mm 2.38
2.22 0.65
0.45 0.89
0.71
0.89
0.71 1.1
0.9 5.36
5.26 0.4
0.2 6.22
5.98 4.81
4.45 2.285 4.57 10.4
9.6 0.5 0.7
0.5
6.73
6.47 4.0 2.95
2.55
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 10 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
10. Revision history
Table 6: Revision history
Rev Date CPCN Description
03 20010130 - Product specification; third version; supersedes version 02 of 20001010.
Switching speed values changed in “Dynamic characteristics” on page 5
02 20001010 - Product specification; second version; supersedes version 01 of 20001003.
Document security changed from ‘Company restricted’ to ‘Unrestricted’.
01 20001003 - Product specification; initial version.
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 11 of 13
9397 750 07741 © Philips Electronics N.V. 2001 All rights reserved.
11. Data sheet status
[1] Please consult the most recently issued data sheet before initiating or completing a design.
12. Definitions
Short-form specification — The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC 60134). Stress above one or
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those given in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information — Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
13. Disclaimers
Life support — These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Right to make changes — Philips Semiconductors reserves the right to
make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve
design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
licence or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products
are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Datasheet status Product status Definition[1]
Objective specification Development This data sheet contains the design target or goal specifications for product development. Specification may
change in any manner without notice.
Preliminary specification Qualification This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips
Semiconductors reserves the right to make changes at any time without notice in order to improve design and
supply the best possible product.
Product specification Production This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any
time without notice in order to improve design and supply the best possible product.
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
Product specification Rev. 03 — 30 January 2001 12 of 13
9397 750 07741 © Philips Electronics N.V. 2001. All rights reserved.
Philips Semiconductors - a worldwide company
Argentina: see South America
Australia: Tel. +61 2 9704 8141, Fax. +61 2 9704 8139
Austria: Tel. +43 160 101, Fax. +43 160 101 1210
Belarus: Tel. +375 17 220 0733, Fax. +375 17 220 0773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Tel. +359 268 9211, Fax. +359 268 9102
Canada: Tel. +1 800 234 7381
China/Hong Kong: Tel. +852 2 319 7888, Fax. +852 2 319 7700
Colombia: see South America
Czech Republic: see Austria
Denmark: Tel. +45 3 288 2636, Fax. +45 3 157 0044
Finland: Tel. +358 961 5800, Fax. +358 96 158 0920
France: Tel. +33 14 099 6161, Fax. +33 14 099 6427
Germany: Tel. +49 40 23 5360, Fax. +49 402 353 6300
Hungary: Tel. +36 1 382 1700, Fax. +36 1 382 1800
India: Tel. +91 22 493 8541, Fax. +91 22 493 8722
Indonesia: see Singapore
Ireland: Tel. +353 17 64 0000, Fax. +353 17 64 0200
Israel: Tel. +972 36 45 0444, Fax. +972 36 49 1007
Italy: Tel. +39 039 203 6838, Fax +39 039 203 6800
Japan: Tel. +81 33 740 5130, Fax. +81 3 3740 5057
Korea: Tel. +82 27 09 1412, Fax. +82 27 09 1415
Malaysia: Tel. +60 37 50 5214, Fax. +60 37 57 4880
Mexico: Tel. +9-5 800 234 7381
Middle East: see Italy
Netherlands: Tel. +31 40 278 2785, Fax. +31 40 278 8399
New Zealand: Tel. +64 98 49 4160, Fax. +64 98 49 7811
Norway: Tel. +47 22 74 8000, Fax. +47 22 74 8341
Philippines: Tel. +63 28 16 6380, Fax. +63 28 17 3474
Poland: Tel. +48 22 5710 000, Fax. +48 22 5710 001
Portugal: see Spain
Romania: see Italy
Russia: Tel. +7 095 755 6918, Fax. +7 095 755 6919
Singapore: Tel. +65 350 2538, Fax. +65 251 6500
Slovakia: see Austria
Slovenia: see Italy
South Africa: Tel. +27 11 471 5401, Fax. +27 11 471 5398
South America: Tel. +55 11 821 2333, Fax. +55 11 829 1849
Spain: Tel. +34 33 01 6312, Fax. +34 33 01 4107
Sweden: Tel. +46 86 32 2000, Fax. +46 86 32 2745
Switzerland: Tel. +41 14 88 2686, Fax. +41 14 81 7730
Taiwan: Tel. +886 22 134 2451, Fax. +886 22 134 2874
Thailand: Tel. +66 23 61 7910, Fax. +66 23 98 3447
Turkey: Tel. +90 216 522 1500, Fax. +90 216 522 1813
Ukraine: Tel. +380 44 264 2776, Fax. +380 44 268 0461
United Kingdom: Tel. +44 208 730 5000, Fax. +44 208 754 8421
United States: Tel. +1 800 234 7381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: Tel. +381 11 3341 299, Fax. +381 11 3342 553
For all other countries apply to: Philips Semiconductors,
Marketing Communications,
Building BE, P.O. Box 218, 5600 MD EINDHOVEN,
The Netherlands, Fax. +31 40 272 4825
Internet: http://www.semiconductors.philips.com
(SCA71)
© Philips Electronics N.V. 2001. Printed in The Netherlands
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner.
The information presented in this document does not form part of any quotation or
contract, is believed to be accurate and reliable and may be changed without notice. No
liability will be accepted by the publisher for any consequence of its use. Publication
thereof does not convey nor imply any license under patent- or other industrial or
intellectual property rights.
Date of release: 30 January 2001 Document order number: 9397 750 07741
Contents
Philips Semiconductors BUK9230-55A
TrenchMOS™ logic level FET
1 Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
4 Pinning information. . . . . . . . . . . . . . . . . . . . . . 1
5 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
6 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2
7 Thermal characteristics. . . . . . . . . . . . . . . . . . . 4
7.1 Transient thermal impedance. . . . . . . . . . . . . . 4
8 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 5
9 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
10 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 10
11 Data sheet status. . . . . . . . . . . . . . . . . . . . . . . 11
12 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
13 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
