8/25/03
www.irf.com 1
AUTOMOTIVE MOSFET
PD - 94755
HEXFET® Power MOSFET
VDSS = 60V
RDS(on) = 12mΩ
ID = 57A
Specifically designed for Automotive applications,
this HEXFET® Power MOSFET utilizes the latest
processing techniques to achieve extremely low on-
resistance per silicon area. Additional features of
this design are a 175°C junction operating tempera-
ture, fast switching speed and improved repetitive
avalanche rating . These features combine to make
this design an extremely efficient and reliable device
for use in Automotive applications and a wide variety
of other applications.
S
D
G
Description
●Advanced Process Technology
●Ultra Low On-Resistance
●175°C Operating Temperature
●Fast Switching
●Repetitive Avalanche Allowed up to Tjmax
Features
IRFZ44VZ
IRFZ44VZS
IRFZ44VZL
D2Pak
IRFZ44VZS
TO-220AB
IRFZ44VZ TO-262
IRFZ44VZL
Absolute Maximum Ratings
Parameter Units
ID @ TC = 25°C Continuous Drai n Current, VGS @ 10V (Silicon Limited)
ID @ TC = 100°C Continuous Drai n Current, VGS @ 10V A
IDM
P
u
l
se
d
D
ra
i
n
C
urrent
c
PD @TC = 25°C Power Dissipation W
Linear Derating Fac t or W/°C
VGS Gate-to-Source Voltage V
EAS (Thermally limited)
Si
ng
l
e
P
u
l
se
A
va
l
anc
h
e
E
nergy
d
mJ
EAS (Tested )
Si
ng
l
e
P
u
l
se
A
va
l
anc
h
e
E
nergy
T
este
d
V
a
l
ue
h
IAR
A
va
l
anc
h
e
C
urrent
c
A
EAR
R
epet
i
t
i
ve
A
va
l
anc
h
e
E
nergy
g
mJ
TJ Operating Junction and
TSTG Storage Temperat ure Range °C
Soldering Temperat ure, for 10 sec onds
Mounting Torque, 6-32 or M 3 screw
i
Thermal Resistance Parameter Typ. Max. Units
RθJC Junction-to-Case ––– 1.64 °C/W
RθCS Case-to-Si nk, Flat Greas ed Surface
i
0.50 –––
RθJA Junct i on-to-Ambient
i
––– 62
RθJA Junct i on-to-Ambient (P CB Mount)
j
––– 40
-55 to + 175
300 (1.6mm f rom case )
10 lbf
y
in (1.1N
y
m)
92
0.61
± 20
Max.
57
40
230
110
73
See Fig.12a, 12b, 15, 16
IRFZ44VZS_L
2www.irf.com
Electrical Characteristics @ TJ = 25°C (unless otherwise specified)
Parameter Min. Typ. Max. Units
V(BR)DSS Drai n-to-Source Breakdown Voltage 60 ––– ––– V
∆V(BR)DSS
/
∆TJ Breakdown Voltage Temp. Coeff i cient ––– 0.061 ––– V/°C
RDS(on) Static Drai n-t o -S ource On-Resis t ance ––– 9.6 12 mΩ
VGS(th) Gate Threshol d V ol tage 2.0 ––– 4.0 V
gfs Forward Transconductance 25 ––– ––– V
IDSS Drain-to-S ource Leakage Current ––– ––– 20 µA
––– ––– 250
IGSS Gate-to-Source Forward Leakage ––– ––– 200 nA
Gate-to-Source Reverse Leak age ––– ––– -200
QgTotal Gate Charge ––– 43 65
Qgs Gate-to-Source Charge ––– 11 ––– nC
Qgd Gate-to-Drain ("Miller") Charge ––– 18 –––
td(on) Turn-On Delay Time ––– 14 –––
trRise Time ––– 62 –––
td(off) Turn-Off Del ay Ti m e ––– 35 ––– ns
tfFall Time ––– 38 –––
LDInternal Drain I nductance ––– 4.5 ––– Between lead,
nH 6mm (0.25in.)
LSInternal Source Induct ance ––– 7.5 ––– from package
and center of di e contact
Ciss Input Capacit ance ––– 1690 –––
Coss Output Capacit ance ––– 270 –––
Crss Reverse Transfer Capacitance ––– 130 ––– pF
Coss Output Capacit ance ––– 1870 –––
Coss Output Capacit ance ––– 260 –––
Coss eff. Effec t i ve Output Capac i tance ––– 510 –––
Source-Drain Ratin
s and Characteristics
Parameter Min. Typ. Max. Units
ISContinuous S ource Current ––– ––– 57
(Body Diode) A
ISM Pulsed S ource Current ––– ––– 230
(Body Diode)
c
VSD Diode Forward Voltage ––– ––– 1.3 V
trr Reverse Rec overy Time ––– 23 35 ns
Qrr Reverse Rec overy Charge ––– 17 26 nC
ton Forward Turn-On Time Intrinsic t urn-on t ime is negligible (t urn-on is dominat ed by LS+LD)
VGS = 0V, VDS = 1.0V, ƒ = 1.0MHz
VGS = 0V, VDS = 48V, ƒ = 1.0MHz
VGS = 0V, VDS = 0V to 48V
f
VGS = 10V
e
VDD = 30V
ID = 34A
RG = 12 Ω
TJ = 25°C, IS = 34A, V GS = 0V
e
TJ = 25°C, IF = 34A, V DD = 30V
di/dt = 100A/µs
e
Conditions
VGS = 0V, ID = 250µA
Reference t o 25° C, ID = 1mA
VGS = 10V, ID = 34A
e
VDS = VGS, ID = 250µA
VDS = 60V, VGS = 0V
VDS = 60V, VGS = 0V, TJ = 125°C
MOSFET symbol
showing the
integral rev erse
p-n juncti on di ode.
VDS = 25V, I D = 34A
ID = 34A
VDS = 48V
Conditions
VGS = 10V
e
VGS = 0V
VDS = 25V
ƒ = 1.0MHz
VGS = 20V
VGS = -20V
S
D
G
IRFZ44VZS_L
www.irf.com 3
Fig 2. Typical Output CharacteristicsFig 1. Typical Output Characteristics
Fig 3. Typical Transfer Characteristics Fig 4. Typical Forward Transconductance
Vs. Drain Current
0 102030405060
ID, Drain-to-Source Current (A)
0
10
20
30
40
50
60
Gfs, Forward Transconductance (S)
TJ = 25°C
TJ = 175°C
VDS = 15V
380µs PULSE WIDTH
4.0 5.0 6.0 7.0 8.0 9.0
VGS, Gate-to-Source Voltage (V)
1
10
100
1000
ID, Drain-to-Source Current (Α)
VDS = 25V
60µs PULSE WIDTH
TJ = 25°C
TJ = 175°C
0.1 110 100
VDS, Drain-to-Source Voltage (V)
1
10
100
1000
ID, Drain-to-Source Current (A)
60µs PULSE WIDTH
Tj = 25°C4.5V
VGS
TOP 15V
10V
8.0V
7.0V
6.0V
5.5V
5.0V
BOTTOM 4.5V
0.1 110 100
VDS, Drain-to-Source Voltage (V)
1
10
100
1000
ID, Drain-to-Source Current (A)
60µs PULSE WIDTH
Tj = 175°C
4.5V
VGS
TOP 15V
10V
8.0V
7.0V
6.0V
5.5V
5.0V
BOTTOM 4.5V
IRFZ44VZS_L
4www.irf.com
Fig 8. Maximum Safe Operating Area
Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage
Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 7. Typical Source-Drain Diode
Forward Voltage
110 100
VDS, Drain-to-Source Voltage (V)
0
500
1000
1500
2000
2500
3000
C, Capacitance (pF)
Coss
Crss
Ciss
VGS = 0V, f = 1 MHZ
Ciss = Cgs + Cgd, Cds SHORTED
Crss = Cgd
Coss = Cds + Cgd
0 102030405060
QG Total Gate Charge (nC)
0
4
8
12
16
20
VGS, Gate-to-Source Voltage (V)
VDS= 48V
VDS= 30V
VDS= 12V
ID= 34A
FOR TEST CIRCUIT
SEE FIGURE 13
0.2 0.6 1.0 1.4 1.8
VSD, Source-toDrain Voltage (V)
0.1
1.0
10.0
100.0
1000.0
ISD, Reverse Drain Current (A)
TJ = 25°C
TJ = 175°C
VGS = 0V
1 10 100 1000
VDS , Drain-toSource Voltage (V)
0.1
1
10
100
1000
ID, Drain-to-Source Current (A)
Tc = 25°C
Tj = 175°C
Single Pulse
1msec
10msec
OPERATION IN T H IS AREA
LIM ITED BY RDS(on)
100µsec
IRFZ44VZS_L
www.irf.com 5
Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case
Fig 9. Maximum Drain Current Vs.
Case Temperature Fig 10. Normalized On-Resistance
Vs. Temperature
25 50 75 100 125 150 175
TJ , Junction Temperature (°C)
0
10
20
30
40
50
60
ID , Drain Current (A)
-60 -40 -20 020 40 60 80 100 120 140 160 180
TJ , Junction Temperature (°C)
0.5
1.0
1.5
2.0
2.5
RDS(on) , Drain-to-Source On Resistance
(Normalized)
ID = 34A
VGS = 10V
1E-006 1E-005 0.0001 0.001 0.01 0.1
t1 , Rectangular Pulse Durati on (sec)
0.001
0.01
0.1
1
10
Thermal Response ( Z thJC )
0.20
0.10
D = 0.50
0.02
0.01
0.05
SINGL E PU LSE
( THERM AL R ESPO N SE ) Notes:
1. Duty Factor D = t1/t2
2. Peak Tj = P dm x Zthjc + Tc
Ri (°C/W) τi (sec)
0.960 0.00044
0.680 0.00585
τJ
τJ
τ1
τ1τ2
τ2
R1
R1R2
R2
τ
τC
Ci i/Ri
Ci= τi/Ri
IRFZ44VZS_L
6www.irf.com
QG
QGS QGD
VG
Charge
10 V
Fig 13b. Gate Charge Test Circuit
Fig 13a. Basic Gate Charge Waveform
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
Fig 12b. Unclamped Inductive Waveforms
Fig 12a. Unclamped Inductive Test Circuit
tp
V
(BR)DSS
I
AS
Fig 14. Threshold Voltage Vs. Temperature
R
G
I
AS
0.01
Ω
t
p
D.U.T
L
VDS
+
-V
DD
DRIVER
A
15V
20V
VGS
25 50 75 100 125 150 175
Starting TJ, Junct i on Tem perat ure (° C)
0
50
100
150
200
250
300
EAS, Single Pulse Avalanche Energy (mJ)
ID
TOP 3.8A
5.0A
BOTTOM 34A
-75 -50 -25 025 50 75 100 125 150 175
TJ , Temperature ( °C )
1.0
2.0
3.0
4.0
VGS(th) Gate threshold Voltage (V)
ID = 250µA
1K
VCC
DUT
0
L
IRFZ44VZS_L
www.irf.com 7
Fig 15. Typical Avalanche Current Vs.Pulsewidth
Fig 16. Maximum Avalanche Energy
Vs. Temperature
Notes on Repetitive Avalanche Curves , Figures 15, 16:
(For further info, see AN-1005 at www.irf.com)
1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a
temperature far in excess of Tjmax. This is validated for
every part type.
2. Safe operation in Avalanche is allowed as long asTjmax is
not exceeded.
3. Equation below based on circuit and waveforms shown in
Figures 12a, 12b.
4. PD (ave) = Average power dissipation per single
avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for
voltage increase during avalanche).
6. Iav = Allowable avalanche current.
7. ∆T = Allowable rise in junction temperature, not to exceed
Tjmax (assumed as 25°C in Figure 15, 16).
tav = Average time in avalanche.
D = Duty cycle in avalanche = tav ·f
ZthJC(D, tav) = Transient thermal resistance, see figure 11)
PD (ave) = 1/2 ( 1.3·BV·Iav) = DT/ ZthJC
Iav = 2DT/ [1.3 ·BV ·Zth]
EAS (AR) = PD (ave)·tav
1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01
tav (sec)
0.1
1
10
100
1000
Avalanche Current (A)
0.05
Duty Cycle = Single Pulse
0.10
Allowed avalanche Current vs
avalanche pulsewidth, tav
assuming ∆Tj = 25°C due to
avalanche losses. Note: In no
case should Tj be allowed to
exceed Tjmax
0.01
25 50 75 100 125 150 175
Starting TJ , Junction Temperature (°C)
0
20
40
60
80
EAR , Avalanche Energy (mJ)
TOP Single Pulse
BOTTOM 1% Duty Cycle
ID = 34A
IRFZ44VZS_L
8www.irf.com
Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel
HEXFET® Power MOSFETs
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
• Low Leakage Inductance
Current Transformer
P.W. Period
di/dt
Diode Recovery
dv/dt
Ripple ≤5%
Body Diode Forward Drop
Re-Applied
Voltage
Reverse
Recovery
Current Body Diode Forward
Current
VGS=10V
VDD
ISD
Driver Gate Drive
D.U.T. ISD Waveform
D.U.T. VDS Waveform
Inductor Curent
D = P.W.
Period
* VGS = 5V for Logic Level Devices
*
+
-
+
+
+
-
-
-
RGVDD
• dv/dt controlled by RG
• Driver same type as D.U.T.
• ISD controlled by Duty Factor "D"
• D.U.T. - Device Under Test
D.U.T
V
DS
90%
10%
V
GS t
d(on)
t
r
t
d(off)
t
f
VDS
Pulse Width ≤ 1 µs
Duty Factor ≤ 0.1 %
RD
VGS
RG
D.U.T.
10V
+
-
VDD
Fig 18a. Switching Time Test Circuit
Fig 18b. Switching Time Waveforms
IRFZ44VZS_L
www.irf.com 9
TO-220AB Package Outline
Dimensions are shown in millimeters (inches)
LEAD ASSI GNM ENTS
1 - GATE
2 - DRAIN
3 - SOURCE
4 - DRAIN
- B -
1.32 (.052)
1.22 (.048)
3X 0.55 (.022 )
0.46 (.018 )
2.92 (.1 1 5)
2.64 (.1 0 4)
4.69 (.185)
4.20 (.165)
3X 0.93 (.037)
0.69 (.027)
4.06 (.160)
3.55 (.140)
1.15 (.045)
MIN
6.47 (.255)
6.10 (.240)
3.78 (.149)
3.54 (.139)
- A -
10. 54 (.41 5)
10. 29 (.40 5)
2.87 (.113)
2.62 (.103)
15.24 (.600)
14.84 (.584)
14.09 (.555)
13.47 (.530)
3X 1.40 (.055)
1.15 (.045)
2.54 (.100)
2X
0.36 (.014) M B A M
4
1 2 3
NOTES:
1 DIMENSIONING & T OLERANCING PER ANSI Y14.5M, 1982. 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
2 CONTROLLING DIMENSION : INCH 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.
TO-220AB Part Marking Information
EXAMPLE:
IN THE ASSEMBLY LINE "C"
THIS IS AN IRF1010
LOT CODE 1789
AS S E MB LED ON WW 19, 1997 PART NUMBER
ASSEMBLY
LOT CODE
DAT E CODE
YEAR 7 = 1997
LINE C
WEEK 19
LOGO
RECT IFIER
INT ERNAT IONAL
EXAMPLE: T HIS IS AN IRF1010
LOT CODE 1789
AS S E MB LED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"
INT ERNAT IONAL
RECTIFIER
LOGO
LOT CODE
PART NUMBER
DAT E CODE
For GB Production
IRFZ44VZS_L
10 www.irf.com
D2Pak Part Marking Information
F 530S
T HIS IS AN IRF 530S WIT H
LOT CODE 8024
AS S E MBLE D ON WW 02, 2000
IN THE ASSEMBLY LINE "L"
ASSEMBLY
LOT CODE
INTERNAT IONAL
RECT IFIER
LOGO
PART NUMBER
DAT E CODE
YEAR 0 = 2000
WEEK 02
LINE L
D2Pak Package Outline
Dimensions are shown in millimeters (inches)
DAT E CODE
IN THE ASSEMBLY LINE "L"
AS S E MBLE D ON WW 02, 2000
T HIS IS AN IRF 530S WIT H
LOT CODE 8024 INTERNAT IONAL
LOGO
RECT IFIER
LOT CODE
PART NUMBER
F 530S
For GB Production
IRFZ44VZS_L
www.irf.com 11
TO-262 Package Outline
Dimensions are shown in millimeters (inches)
TO-262 Part Marking Information
EXA
MPLE:THIS IS A
N IRL3103L
LO
T C
O
DE 1789
A
SSEMBLY
PA
RT NUM
BER
DA
TE C
O
DE
W
EEK 19
LINE C
LOT C
O
DE
YEA
R 7 = 1997
A
SSEMBLED ON W
W 19, 1997
IN THE A
SSEMBLY LINE "C
"LO
G
O
REC
TIFIER
INTERNA
TIO
NA
L
IGBT
1- GATE
2- COLLEC-
TOR
IRFZ44VZS_L
12 www.irf.com
Data and specifications subject to change without notice.
This product has been designed and qualified for the Automotive [Q101]market.
Qualification Standards can be found on IR’s Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 08/03
TO-220AB package is not recommended for Surface Mount Application.
Repetitive rating; pulse width limited by
max. junction temperature. (See fig. 11).
Limited by TJmax, starting TJ = 25°C, L = 0.12mH
RG = 25Ω, IAS = 34A, VGS =10V. Part not
recommended for use above this value.
Pulse width ≤ 1.0ms; duty cycle ≤ 2%.
Coss eff. is a fixed capacitance that gives the
same charging time as Coss while VDS is rising
from 0 to 80% VDSS .
Notes:
Limited by TJmax , see Fig.12a, 12b, 15, 16 for typical repetitive
avalanche performance.
This value determined from sample failure population. 100%
tested to this value in production.
This is only applied to TO-220AB pakcage.
This is applied to D2Pak, when mounted on 1" square PCB (FR-
4 or G-10 Material). For recommended footprint and soldering
techniques refer to application note #AN-994.
D2Pak Tape & Reel Information
3
4
4
TRR
FEED DIRECTION
1.85 (.073)
1.65 (.065)
1.60 (.063)
1.50 (.059)
4.10 (. 1 61 )
3.90 (. 1 53 )
TRL
FEED DIRECTION
10.90 (. 429)
10.70 (. 421) 16.10 (. 634 )
15.90 (. 626 )
1.75 (.069)
1.25 (.049)
11.60 (.457)
11.40 (.449) 15.42 (.609)
15.22 (.601)
4.72 (.136)
4.52 (.178)
24.30 (.957)
23.90 (.941)
0.368 (. 01 45)
0.342 (. 01 35)
1.60 (.0 63)
1.50 (.0 59)
13.50 (.532)
12.80 (.504)
330.00
(14.173)
MAX.
27.40 (1.079)
23.90 (.941)
60.00 (2.362)
MIN.
30.40 (1.197)
MAX.
26.40 (1.039)
24.40 (.961)
NOTES :
1. COMFORMS TO EIA-418.
2. CONTROLLI NG DIMENSI ON: MI L L I M E TER.
3. DIMENSION MEASURED @ HUB.
4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.
Note: For the most current drawings please refer to the IR website at:
http://www.irf.com/package/