MC33102 Sleep-Mode Two-State, Micropower Operational Amplifier The MC33102 dual operational amplifier is an innovative design concept employing Sleep-Mode technology. Sleep-Mode amplifiers have two separate states, a sleepmode and an awakemode. In sleepmode, the amplifier is active and waiting for an input signal. When a signal is applied causing the amplifier to source or sink 160 A (typically) to the load, it will automatically switch to the awakemode which offers higher slew rate, gain bandwidth, and drive capability. * Two States: "Sleepmode" (Micropower) and "Awakemode" (High Performance) * Switches from Sleepmode to Awakemode in 4.0 s when Output Current Exceeds the Threshold Current (RL = 600 ) * Independent Sleepmode Function for Each Op Amp * Standard Pinouts - No Additional Pins or Components Required * Sleepmode State - Can Be Used in the Low Current Idle State as a Fully Functional Micropower Amplifier * Automatic Return to Sleepmode when Output Current Drops Below Threshold * No Deadband/Crossover Distortion; as Low as 1.0 Hz in the Awakemode * Drop-in Replacement for Many Other Dual Op Amps * ESD Clamps on Inputs Increase Reliability without Affecting Device Operation Sleepmode (Typical) Awakemode (Typical) Unit 45 750 A Low Input Offset Voltage 0.15 0.15 mV High Output Current Capability 0.15 50 mA Low T.C. of Input Offset Voltage 1.0 1.0 V/C High Gain Bandwidth (@ 20 kHz) 0.33 4.6 MHz High Slew Rate 0.16 1.7 V/s 28 9.0 nV/ Hz Low Current Drain Low Noise (@ 1.0 kHz) MARKING DIAGRAMS 8 PDIP-8 P SUFFIX CASE 626 8 1 8 SO-8 D SUFFIX CASE 751 8 1 July, 2000 - Rev. 1 1 33102 ALYW 1 A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week PIN CONNECTIONS Inputs 1 VEE 1 2 3 8 VCC 7 Output 2 1 2 4 6 5 Inputs 2 (Dual, Top View) ORDERING INFORMATION Device Package Shipping MC33102D SO-8 98 Units/Rail MC33102DR2 SO-8 2500 Tape & Reel PDIP-8 50 Units/Rail MC33102P Semiconductor Components Industries, LLC, 2000 MC33102P AWL YYWW 1 Output 1 TYPICAL SLEEPMODE/AWAKEMODE PERFORMANCE Characteristic http://onsemi.com Publication Order Number: MC33102/D MC33102 Simplified Block Diagram Current Threshold Detector Fractional Load Current Detector Awake to Sleepmode Delay Circuit IHysteresis % of IL Buffer IL Vin Op Amp IBias Sleepmode Current Regulator CStorage Iref Buffer IEnable Vout RL Enable Awakemode Current Regulator Isleep Iawake MAXIMUM RATINGS Ratings Symbol Value Unit VS +36 V VIDR VIR Note 1. V Output Short Circuit Duration (Note 2.) tSC Note 2. sec Maximum Junction Temperature Storage Temperature TJ Tstg +150 -65 to +150 C Maximum Power Dissipation PD Note 2. mW Supply Voltage (VCC to VEE) Input Differential Voltage Range Input Voltage Range 1. Either or both input voltages should not exceed VCC or VEE. 2. Power dissipation must be considered to ensure maximum junction temperature (TJ) is not exceeded (refer to Figure 1). http://onsemi.com 2 MC33102 DC ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = -15 V, TA = 25C, unless otherwise noted.) Figure Symbol Input Offset Voltage (RS = 50 , VCM = 0 V, VO = 0 V) Sleepmode TA = +25C TA = -40 to +85C Awakemode TA = +25C TA = -40 to +85C 2 VIO Input Offset Voltage Temperature Coefficient (RS = 50 , VCM = 0 V, VO = 0 V) TA = -40 to +85C (Sleepmode and Awakemode) 3 Characteristics Input Bias Current (VCM = 0 V, VO = 0 V) Sleepmode TA = +25C TA = -40 to +85C Awakemode TA = +25C TA = -40 to +85C 4, 6 - Common Mode Input Voltage Range (VIO = 5.0 mV, VO = 0 V) Sleepmode and Awakemode 5 Large Signal Voltage Gain Sleepmode (RL = 1.0 M) TA = +25C TA = -40 to +85C Awakemode (VO = 10 V, RL = 600 ) TA = +25C TA = -40 to +85C 7 Typ Max Unit mV - - 0.15 - 2.0 3.0 - - 0.15 - 2.0 3.0 VIO/T V/C - Input Offset Current (VCM = 0 V, VO = 0 V) Sleepmode TA = +25C TA = -40 to +85C Awakemode TA = +25C TA = -40 to +85C Output Voltage Swing (VID = 1.0 V) Sleepmode (VCC = +15 V, VEE = -15 V) RL = 1.0 M RL = 1.0 M Awakemode (VCC = +15 V, VEE = -15 V) RL = 600 RL = 600 RL = 2.0 k RL = 2.0 k Awakemode (VCC = +2.5 V, VEE = -2.5 V) RL = 600 RL = 600 Min 1.0 - IIB nA - - 8.0 - 50 60 - - 100 - 500 600 IIO nA - - 0.5 - 5.0 6.0 - - 5.0 - 50 60 VICR V -13 - -14.8 +14.2 - +13 AVOL kV/V 25 15 200 - - - 50 25 700 - - - 8, 9, 10 V VO+ VO- +13.5 - +14.2 -14.2 - -13.5 VO+ VO- VO+ VO- +12.5 - +13.3 - +13.6 -13.6 +14 -14 - -12.5 - -13.3 VO+ VO- +1.1 - +1.6 -1.6 - -1.1 80 90 - V Common Mode Rejection (VCM = 13 V) Sleepmode and Awakemode 11 Power Supply Rejection (VCC/VEE = +15 V/-15 V, 5.0 V/-15 V, +15 V/-5.0 V) Sleepmode and Awakemode 12 CMR dB PSR dB 80 http://onsemi.com 3 100 - MC33102 DC ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = -15 V, TA = 25C, unless otherwise noted.) Characteristics Figure Output Transition Current Sleepmode to Awakemode (Source/Sink) (VS = 15 V) (VS = 2.5 V) Awakemode to Sleepmode (Source/Sink) (VS = 15 V) (VS = 2.5 V) 13, 14 Output Short Circuit Current (Awakemode) (VID = 1.0 V, Output to Ground) Source Sink 15, 16 Power Supply Current (per Amplifier) (ACL = 1, VO = 0V) Sleepmode (VS = 15 V) TA = +25C TA = -40 to +85C Sleepmode (VS = 2.5 V) TA = +25C TA = -40 to +85C Awakemode (VS = 15 V) TA = +25C TA = -40 to +85C Symbol Min Typ Max Unit A ITH1 200 250 160 200 - - - - 142 180 90 140 ITH2 ISC mA 50 50 17 http://onsemi.com 4 110 110 - - A ID - - 45 48 65 70 - - 38 42 65 - - - 750 800 800 900 MC33102 AC ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = -15 V, TA = 25C, unless otherwise noted.) Characteristics Figure Symbol Slew Rate (Vin = -5.0 V to +5.0 V, CL = 50 pF, AV = 1.0) Sleepmode (RL = 1.0 M) Awakemode (RL = 600 ) 18 SR Gain Bandwidth Product Sleepmode (f = 10 kHz) Awakemode (f = 20 kHz) 19 Sleepmode to Awakemode Transition Time (ACL = 0.1, Vin = 0 V to +5.0 V) RL = 600 RL = 10 k 20, 21 Awakemode to Sleepmode Transition Time 22 Min Typ Max 0.10 1.0 0.16 1.7 - - 0.25 3.5 0.33 4.6 - - V/s GBW Unity Gain Frequency (Open Loop) Sleepmode (RL = 100 k, CL = 0 pF) Awakemode (RL = 600 , CL = 0 pF) MHz s ttr1 ttr2 - - 4.0 15 - - - 1.5 - - - 200 2500 - - - - 13 12 - - - - 60 60 - - - 120 - - 20 - fU Gain Margin Sleepmode (RL = 100 k, CL = 0 pF) Awakemode (RL = 600 , CL = 0 pF) 23, 25 Phase Margin Sleepmode (RL = 100 k, CL = 0 pF) Awakemode (RL = 600 , CL = 0 pF) 24, 26 Channel Separation (f = 100 Hz to 20 kHz) Sleepmode and Awakemode 29 Power Bandwidth (Awakemode) (VO = 10 Vpp, RL = 100 k, THD 1%) 30 DC Output Impedance (VO = 0 V, AV = 10, IQ = 10 A) Sleepmode Awakemode 31 AM dB M CS Differential Input Capacitance (VCM = 0 V) Sleepmode Awakemode Cin Equivalent Input Noise Voltage (f = 1.0 kHz, RS = 100 ) Sleepmode Awakemode 32 Equivalent Input Noise Current (f = 1.0 kHz) Sleepmode Awakemode 33 http://onsemi.com 5 kHz % - - - 0.005 0.016 0.031 - - - - - 1.0 k 96 - - - - 1.3 0.17 - - - - 0.4 4.0 - - - - 28 9.0 - - - - 0.01 0.05 - - RO Rin Degree s dB THD Differential Input Resistance (VCM = 0 V) Sleepmode Awakemode sec kHz BWP Total Harmonic Distortion (VO = 2.0 Vpp, AV = 1.0) Awakemode (RL = 600 ) f = 1.0 kHz f = 10 kHz f = 20 kHz Unit M pF nV/ Hz en pA/ Hz in 2500 50 PERCENT OF AMPLIFIERS (%) 2000 MC33102P MC33102D 1000 500 0 -55 -40 -25 0 25 50 85 TA, AMBIENT TEMPERATURE (C) 30 20 10 0 -1.0 -0.8 125 Figure 1. Maximum Power Dissipation versus Temperature 30 10.5 204 Amplifiers tested from 3 wafer lots. VCC = +15 V VEE = -15 V TA = -40C to 85C Percent Sleepmode Percent Awakemode 25 20 15 10 5.0 -3.0 -2.0 -1.0 0 1.0 2.0 3.0 4.0 5.0 VCC = +15 V VEE = -15 V TA = 25C 9.5 Sleepmode 8.5 Awakemode 70 7.5 6.5 -15 -10 -5.0 0 5.0 10 Figure 3. Input Offset Voltage Temperature Coefficient Distribution (MC33102D Package) Figure 4. Input Bias Current versus Common Mode Input Voltage VCC-0.5 Awakemode VCC-1.0 VEE+1.0 VEE+0.5 VEE VCC = +15 V VEE = -15 V VIO = 5.0 mV Awakemode Sleepmode -55 -40 -25 0 25 50 1.0 85 125 TA, AMBIENT TEMPERATURE (C) 60 15 100 10.0 Sleepmode 90 80 VCM, COMMON MODE INPUT VOLTAGE (V) VCC 0.8 100 TCVIO, INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT (V/C) I IB, SLEEPMODE INPUT BIAS CURRENT (nA) VICR, INPUT COMMON MODE VOLTAGE RANGE (V) 0 -5.0 -4.0 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 VIO, INPUT OFFSET VOLTAGE (mV) Figure 2. Distribution of Input Offset Voltage (MC33102D Package) I IB, SLEEPMODE INPUT BIAS CURRENT (nA) PERCENT OF AMPLIFIERS (%) 35 204 Amplifiers tested from 3 wafer lots. VCC = +15 V VEE = -15 V TA = 25C Sleepmode 80 8.0 Awakemode 60 6.0 40 4.0 VCC = +15 V VEE = -15 V VCM = 0 V 2.0 0 -55 -40 -25 0 20 25 50 85 0 125 TA, AMBIENT TEMPERATURE (C) Figure 5. Input Common Mode Voltage Range versus Temperature Figure 6. Input Bias Current versus Temperature http://onsemi.com 6 I IB, AWAKEMODE INPUT BIAS CURRENT (nA) 1500 40 Percent Sleepmode Percent Awakemode I IB, AWAKEMODE INPUT BIAS CURRENT (nA) PD(max), MAXIMUM POWER DISSIPATION (mW) MC33102 130 35 VO, OUTPUT VOLTAGE (Vpp ) AVOL, OPEN LOOP VOLTAGE GAIN (dB) MC33102 120 Awakemode (RL = 1.0 M) 110 Sleepmode (RL = 1.0 M) 100 90 80 -55 -40 -25 0 25 50 85 TA, AMBIENT TEMPERATURE (C) Sleepmode (RL = 1.0 M) 25 20 Awakemode (RL = 600 ) 15 10 5 0 125 TA = 25C 30 0 VO, OUTPUT VOLTAGE SWING (Vpp) VO, OUTPUT VOLTAGE (Vpp ) 25 20 10 Awakemode (RL = 600 ) VCC = +15 V VEE = -15 V AV = +1.0 TA = 25C 5.0 0 100 1.0 k 10 k f, FREQUENCY (Hz) 100 k PSR, POWER SUPPLY REJECTION (dB) CMR, COMMON MODE REJECTION (dB) Awakemode Sleepmode 0 10 VCC = +15 V VEE = -15 V VCM = 0 V VCM = 1.5 V TA = 25C 100 1.0 k 10 k 100 k 18 20 Awakemode 15 VCC = +15 V VEE = -15 V f = 1.0 kHz TA = 25C 10 100 1.0 k RL, LOAD RESISTANCE TO GROUND () 10 k Figure 10. Maximum Peak-to-Peak Output Voltage Swing versus Load Resistance 60 20 15 25 5.0 10 500 k 100 40 12 30 Figure 9. Output Voltage versus Frequency 80 9.0 Figure 8. Output Voltage Swing versus Supply Voltage 30 15 6.0 VCC, VEE, SUPPLY VOLTAGE (V) Figure 7. Open Loop Voltage Gain versus Temperature Sleepmode (RL = 1.0 M) 3.0 120 100 +PSR Awakemode 80 -PSR Awakemode 60 40 20 0 10 1.0 M +PSR Sleepmode VCC = +15 V VEE = -15 V VCC = 1.5 V TA = 25C 100 -PSR Sleepmode 1.0 k 10 k 100 k f, FREQUENCY (Hz) f, FREQUENCY (Hz) Figure 11. Common Mode Rejection versus Frequency Figure 12. Power Supply Rejection versus Frequency http://onsemi.com 7 1.0 M MC33102 190 180 TA = 25C TA = -55C 160 150 TA = 125C 3.0 6.0 9.0 12 15 TA = -55C 150 TA = 125C 140 130 3.0 9.0 12 15 18 Figure 13. Sleepmode to Awakemode Current Threshold versus Supply Voltage Figure 14. Awakemode to Sleepmode Current Threshold versus Supply Voltage Source 80 60 VCC = +15 V VEE = -15 V VID = 1.0 V RL < 10 Awakemode 0 3.0 6.0 9.0 VO, OUTPUT VOLTAGE (V) 12 15 150 140 Source 130 120 Sink 110 90 80 70 -55 -40 -25 50 0.8 45 Sleepmode (A) 0.4 40 VCC = +15 V VEE = -15 V No Load 35 30 -55 -40 -25 0.6 0.2 0 125 0 25 50 85 TA, AMBIENT TEMPERATURE (C) 0.20 SR, SLEW RATE (V/ s) 1.0 I D , SUPPLY CURRENT PER AMPLIFIER (mA) 55 Awakemode (mA) 0 25 50 85 TA, AMBIENT TEMPERATURE (C) 125 Figure 16. Output Short Circuit Current versus Temperature 1.2 60 VCC = +15 V VEE = -15 V VID = 1.0 V RL < 10 Awakemode 100 Figure 15. Output Short Circuit Current versus Output Voltage I D , SUPPLY CURRENT PER AMPLIFIER ( A) 6.0 VCC, VEE, SUPPLY VOLTAGE (V) 100 0 TA = 25C 160 VCC, VEE, SUPPLY VOLTAGE (V) Sink 20 170 120 18 120 40 180 0.18 VCC = +15 V VEE = -15 V Vin = -5.0 V to +5.0 V 2.0 Awakemode (RL = 600 ) 1.8 0.16 1.6 0.14 1.4 0.12 1.2 Sleepmode (RL = 1.0 M) 0.10 -55 -40 -25 Figure 17. Power Supply Current Per Amplifier versus Temperature 0 25 50 85 TA, AMBIENT TEMPERATURE (C) 1.0 125 Figure 18. Slew Rate versus Temperature http://onsemi.com 8 SR, SLEW RATE (V/ s) 170 140 I SC, OUTPUT SHORT CIRCUIT CURRENT (mA) I TH2, CURRENT THRESHOLD ( A) 190 I SC, OUTPUT SHORT CIRCUIT CURRENT (mA) I TH1, CURRENT THRESHOLD ( A) 200 MC33102 4.5 4.0 3.5 350 Sleepmode (kHz) 300 250 VCC = +15 V VEE = -15 V f = 20 kHz 200 -55 -40 -25 0 25 50 85 TA, AMBIENT TEMPERATURE (C) 125 V P , PEAK VOLTAGE (1.0 V/DIV) Awakemode (MHz) GBW, GAIN BANDWIDTH PRODUCT (KHz) GBW, GAIN BANDWIDTH PRODUCT (KHz) 5.0 RL = 10 k t, TIME (5.0 s/DIV) Figure 19. Gain Bandwidth Product versus Temperature Figure 20. Sleepmode to Awakemode Transition Time t tr2 , TRANSITION TIME (SEC) V P , PEAK VOLTAGE (1.0 V/DIV) 2.0 RL = 600 1.5 TA = 25C 1.0 TA = -55C 0.5 TA = 125C 0 3.0 6.0 t, TIME (2.0 s/DIV) Figure 21. Sleepmode to Awakemode Transition Time Sleepmode 11 5.0 10 m, PHASE MARGIN (DEG) A m , GAIN MARGIN (dB) 70 13 7.0 18 Figure 22. Awakemode to Sleepmode Transition Time versus Supply Voltage 15 9.0 9.0 12 15 VCC, VEE, SUPPLY VOLTAGE (V) Awakemode VCC = +15 V VEE = -15 V RT = R1 + R2 VO = 0 V TA = 25C R1 VCC = +15 V VEE = -15 V RT = R1 + R2 VO = 0 V TA = 25C 50 40 30 0 100 1.0 k 10 k RT, DIFFERENTIAL SOURCE RESISTANCE () Awakemode 20 R1 10 VO R2 Sleepmode 60 R2 10 Figure 23. Gain Margin versus Differential Source Resistance VO 100 1.0 k 10 k RT, DIFFERENTIAL SOURCE RESISTANCE () 100 k Figure 24. Phase Margin versus Differential Source Resistance http://onsemi.com 9 14 70 m, PHASE MARGIN (DEGREES) 12 Sleepmode 10 8.0 Awakemode 6.0 VCC = +15 V VEE = -15 V VO = 0 V 4.0 2.0 0 10 100 CL, OUTPUT LOAD CAPACITANCE (pF) VCC = +15 V VEE = -15 V VO = 0 V 60 50 40 Awakemode 30 20 Sleepmode 10 0 1.0 k 10 100 1.0 k CL, OUTPUT LOAD CAPACITANCE (pF) Figure 25. Open Loop Gain Margin versus Output Load Capacitance 50 1A 30 80 120 2A 10 160 1B TA = 25C RL = 1.0 M CL < 10 pF Sleepmode -10 -30 10 k 2B 200 100 k 1.0 M f, FREQUENCY (Hz) 70 40 AV, VOLTAGE GAIN (dB) 1A) Phase, VS = 18 V 2A) Phase, VS = 2.5 V 1B) Gain, VS = 18 V 2B) Gain, VS = 2.5 V Figure 26. Phase Margin versus Output Load Capacitance , EXCESS PHASE (DEGREES) AV, VOLTAGE GAIN (dB) 70 50 1A 30 10 2B -30 30 k 120 100 80 60 VCC = +15 V VEE = -15 V RL = 600 Awakemode 20 0 100 1.0 k 10 k 80 160 1B 200 240 10 M 1.0 M f, FREQUENCY (Hz) Figure 28. Awakemode Voltage Gain and Phase versus Frequency THD, TOTAL HARMONIC DISTORTION (%) CS, CHANNEL SEPARATION (dB) 140 100 k 40 120 1A) Phase, VS = 18 V 2A) Phase, VS = 2.5 V 1B) Gain, VS = 18 V 2B) Gain, VS = 2.5 V -10 240 10 M TA = 25C RL = 600 CL < 10 pF Awakemode 2A Figure 27. Sleepmode Voltage Gain and Phase versus Frequency 40 10 k , EXCESS PHASE (DEGREES) Am, OPEN LOOP GAIN MARGIN (dB) MC33102 100 VCC = +15 V VEE = -15 V 10 RL = 600 AV = +1000 1.0 AV = +100 0.1 AV = +10 AV = +1.0 0.01 0.001 100 k VO = 2.0 Vpp TA = 25C Awakemode 100 1.0 k 10 k f, FREQUENCY (Hz) f, FREQUENCY (Hz) Figure 29. Channel Separation versus Frequency Figure 30. Total Harmonic Distortion versus Frequency http://onsemi.com 10 100 k MC33102 200 150 100 VCC = +15 V VEE = -15 V VCM = 0 V VO = 0 V TA = 25C Awakemode AV = 100 100 50 AV = 10 AV = 1000 0 1.0 k AV = 1.0 10 k 100 k f, FREQUENCY (Hz) 1.0 M 10 M en, INPUT REFERRED NOISE VOLTAGE (nV/ Hz) ZO , OUTPUT IMPEDANCE () 250 VCC = +15 V VEE = -15 V TA = 25C 50 Sleepmode Awakemode 10 5.0 10 1.0 k f, FREQUENCY (Hz) 10 k 100 k 70 os, PERCENT OVERSHOOT (%) 0.4 Awakemode 0.2 Sleepmode 0.1 10 100 Figure 32. Input Referred Noise Voltage versus Frequency VO RS 100 1.0 k f, FREQUENCY (Hz) 10 k 100 k VCC = +15 V 60 VEE = -15 V TA = 25C 50 40 Sleepmode (RL = 1.0 M) 30 20 Awakemode (RL = 600 ) 10 0 10 100 CL, LOAD CAPACITANCE (pF) 1.0 k Figure 34. Percent Overshoot versus Load Capacitance RL = 600 V P , PEAK VOLTAGE (5.0 V/DIV) Figure 33. Current Noise versus Frequency V P , PEAK VOLTAGE (5.0 V/DIV) i n, INPUT NOISE CURRENT (pA/ Hz) Figure 31. Awakemode Output Impedance versus Frequency 1.0 VCC = +15 V 0.8 VEE = -15 V TA = 25C 0.6 (RS = 10 k) VO RL = t, TIME (50 s/DIV) t, TIME (5.0 s/DIV) Figure 35. Sleepmode Large Signal Transient Response Figure 36. Awakemode Large Signal Transient Response http://onsemi.com 11 MC33102 RL = 600 CL = 0 pF V P , PEAK VOLTAGE (50 mV/DIV) V P , PEAK VOLTAGE (50 mV/DIV) RL = CL = 0 pF t, TIME (50 s/DIV) t, TIME (50 s/DIV) Figure 37. Sleepmode Small Signal Transient Response Figure 38. Awakemode Small Signal Transient Response CIRCUIT INFORMATION The awakemode uses higher drain current to provide a The MC33102 was designed primarily for applications high slew rate, gain bandwidth, and output current where high performance (which requires higher current capability. In the awakemode, this amplifier can drive 27 drain) is required only part of the time. The two-state feature Vpp into a 600 load with VS = 15 V. of this op amp enables it to conserve power during idle times, yet be powered up and ready for an input signal. Possible An internal delay circuit is used to prevent the amplifier applications include laptop computers, automotive, cordless from returning to the sleepmode at every zero crossing. This phones, baby monitors, and battery operated test equipment. delay circuit also eliminates the crossover distortion Although most applications will require low power commonly found in micropower amplifiers. This amplifier consumption, this device can be used in any application can process frequencies as low as 1.0 Hz without the where better efficiency and higher performance is needed. amplifier returning to sleepmode, depending on the load. The Sleep-Mode amplifier has two states; a sleepmode The first stage PNP differential amplifier provides low and an awakemode. In the sleepmode state, the amplifier is noise performance in both the sleep and awake modes, and active and functions as a typical micropower op amp. When an all NPN output stage provides symmetrical source and a signal is applied to the amplifier causing it to source or sink sink AC frequency response. sufficient current (see Figure 13), the amplifier will automatically switch to the awakemode. See Figures 20 and 21 for transition times with 600 and 10 k loads. APPLICATIONS INFORMATION The MC33102 will begin to function at power supply The amplifier is designed to switch from sleepmode to voltages as low as VS = 1.0 V at room temperature. (At this awakemode whenever the output current exceeds a preset voltage, the output voltage swing will be limited to a few current threshold (ITH) of approximately 160 A. As a result, hundred millivolts.) The input voltages must range between the output switching threshold voltage (VST) is controlled by VCC and VEE supply voltages as shown in the maximum the output loading resistance (RL). This loading can be a load rating table. Specifically, allowing the input to go more resistor, feedback resistors, or both. Then: VST = (160 A) x RL negative than 0.3 V below VEE may cause product Large valued load resistors require a large output voltage damage. Also, exceeding the input common mode voltage to switch, but reduce unwanted transitions to the range on either input may cause phase reversal, even if the awakemode. For instance, in cases where the amplifier is inputs are between VCC and VEE. connected with a large closed loop gain (ACL), the input When power is initially applied, the part may start to offset voltage (VIO) is multiplied by the gain at the output operate in the awakemode. This is because of the currents and could produce an output voltage exceeding VST with no generated due to charging of internal capacitors. When this input signal applied. occurs and the sleepmode state is desired, the user will have Small values of RL allow rapid transition to the awakemode to wait approximately 1.5 seconds before the device will because most of the transition time is consumed slewing in switch back to the sleepmode. To prevent this from the sleepmode until VST is reached (see Figures 20, 21). The occurring, ramp the power supplies from 1.0 V to full output switching threshold voltage VST is higher for larger supply. Notice that the device is more prone to switch into values of RL, requiring the amplifier to slew longer in the the awakemode when VEE is adjusted than with a similar slower sleepmode state before switching to the awakemode. change in VCC. http://onsemi.com 12 MC33102 minimize this problem, a resistor may be added in series with the output of the device (inserted as close to the device as possible) to isolate the op amp from both parasitic and load capacitance. The awakemode to sleepmode transition time is controlled by an internal delay circuit, which is necessary to prevent the amplifier from going to sleep during every zero crossing. This time is a function of supply voltage and temperature as shown in Figure 22. Gain bandwidth product (GBW) in both modes is an important system design consideration when using a sleepmode amplifier. The amplifier has been designed to obtain the maximum GBW in both modes. "Smooth" AC transitions between modes with no noticeable change in the amplitude of the output voltage waveform will occur as long as the closed loop gains (ACL) in both modes are substantially equal at the frequency of operation. For smooth AC transitions: The transition time (ttr1) required to switch from sleep to awake mode is: t tr1 t D I TH(R LSR sleepmode) Where: tD = Amplifier delay (1.0 s) ITH = Output threshold current for more transition (160 A) RL = Load resistance SRsleepmode = Sleepmode slew rate (0.16 V/s) Although typically 160 A, ITH varies with supply voltage and temperature. In general, any current loading on the output which causes a current greater than ITH to flow will switch the amplifier into the awakemode. This includes transition currents such as those generated by charging load capacitances. In fact, the maximum capacitance that can be driven while attempting to remain in the sleepmode is approximately 1000 pF. CL(max) = ITH/SRsleepmode = 160 A/(0.16 V/s) = 1000 pF (ACLsleepmode) (BW) < GBWsleepmode Where: ACLsleepmode = Closed loop gain in the sleepmode BW = The required system bandwidth or operating frequency Any electrical noise seen at the output of the MC33102 may also cause the device to transition to the awakemode. To TESTING INFORMATION To determine if the MC33102 is in the awakemode or the sleepmode, the power supply currents (ID+ and ID-) must be measured. When the magnitude of either power supply current exceeds 400 A, the device is in the awakemode. When the magnitudes of both supply currents are less than 400 A, the device is in the sleepmode. Since the total supply current is typically ten times higher in the awakemode than the sleepmode, the two states are easily distinguishable. The measured value of ID+ equals the ID of both devices (for a dual op amp) plus the output source current of device A and the output source current of device B. Similarly, the measured value of ID- is equal to the ID- of both devices plus the output sink current of each device. Iout is the sum of the currents caused by both the feedback loop and load resistance. The total Iout needs to be subtracted from the measured ID to obtain the correct ID of the dual op amp. An accurate way to measure the awakemode Iout current on automatic test equipment is to remove the Iout current on both Channel A and B. Then measure the ID values before the device goes back to the sleepmode state. The transition will take typically 1.5 seconds with 15 V power supplies. The large signal sleepmode testing in the characterization was accomplished with a 1.0 M load resistor which ensured the device would remain in sleepmode despite large voltage swings. http://onsemi.com 13 MC33102 PACKAGE DIMENSIONS PDIP-8 P SUFFIX CASE 626-05 ISSUE K 8 NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 5 -B- 1 4 DIM A B C D F G H J K L M N F -A- NOTE 2 L C J -T- MILLIMETERS MIN MAX 9.40 10.16 6.10 6.60 3.94 4.45 0.38 0.51 1.02 1.78 2.54 BSC 0.76 1.27 0.20 0.30 2.92 3.43 7.62 BSC --10 0.76 1.01 INCHES MIN MAX 0.370 0.400 0.240 0.260 0.155 0.175 0.015 0.020 0.040 0.070 0.100 BSC 0.030 0.050 0.008 0.012 0.115 0.135 0.300 BSC --10 0.030 0.040 N SEATING PLANE D M K G H 0.13 (0.005) M T A M B M SO-8 D SUFFIX CASE 751-06 ISSUE T D A 8 E 5 0.25 H 1 M B M 4 h B e X 45 A C SEATING PLANE L 0.10 A1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. DIMENSIONS ARE IN MILLIMETER. 3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION. C B 0.25 M C B S A S http://onsemi.com 14 DIM A A1 B C D E e H h L MILLIMETERS MIN MAX 1.35 1.75 0.10 0.25 0.35 0.49 0.19 0.25 4.80 5.00 3.80 4.00 1.27 BSC 5.80 6.20 0.25 0.50 0.40 1.25 0 7 MC33102 Notes http://onsemi.com 15 MC33102 SLEEPMODE is a trademark of Semiconductor Components Industries, LLC. ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION NORTH AMERICA Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada N. American Technical Support: 800-282-9855 Toll Free USA/Canada CENTRAL/SOUTH AMERICA: Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com ON Semiconductor Website: http://onsemi.com EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, England, Ireland For additional information, please contact your local Sales Representative. http://onsemi.com 16 MC33102/D