Semiconductor Components Industries, LLC, 2013
June, 2013 Rev. 26
1Publication Order Number:
CAT5113/D
CAT5113
100‐tap Digital
Potentiometer (POT)
Description
The CAT5113 is a single digital POT designed as an electronic
replacement for mechanical potentiometers. Ideal for automated
adjustments on high volume production lines, they are also well suited
for applications where equipment requiring periodic adjustment is
either difficult to access or located in a hazardous or remote
environment.
The CAT5113 contains a 100-tap series resistor array connected
between two terminals RH and RL. An up/down counter and decoder
that are controlled by three input pins, determines which tap is
connected to the wiper, RW. The wiper setting, stored in nonvolatile
memory, is not lost when the device is powered down and is
automatically reinstated when power is returned. The wiper can be
adjusted to test new system values without affecting the stored setting.
Wiper-control of the CAT5113 is accomplished with three input
control pins, CS, U/D, and INC. The INC input increments the wiper
in the direction which is determined by the logic state of the U/D input.
The CS input is used to select the device and also store the wiper
position prior to power down.
The digital POT can be used as a three-terminal resistive divider or
as a two-terminal variable resistor.
Features
100-position Linear Taper Potentiometer
Non-volatile EEPROM Wiper Storage
10 nA Ultra-low Standby Current
Single Supply Operation: 2.5 V 6.0 V
Increment Up/Down Serial Interface
Resistance Values: 1 kW, 10 kW, 50 kW and 100 kW
Available in PDIP, SOIC, TSSOP and MSOP Packages
These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS
Compliant
Applications
Automated Product Calibration
Remote Control Adjustments
Offset, Gain and Zero Control
Tamper-proof Calibrations
Contrast, Brightness and Volume Controls
Motor Controls and Feedback Systems
Programmable Analog Functions
http://onsemi.com
PIN CONFIGURATIONS
RH
RWB
RL
U/D
INC
VCC
CS
1
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
ORDERING INFORMATION
SOIC8
V SUFFIX
CASE 751BD
MSOP8
Z SUFFIX
CASE 846AD
GND
PDIP (L), SOIC (V), MSOP (Z)
PDIP8
L SUFFIX
CASE 646AA
TSSOP8
Y SUFFIX
CASE 948AL
Increment ControlINC
Up/Down ControlU/D
Potentiometer High TerminalRH
GroundGND
Wiper TerminalRW
Potentiometer Low TerminalRL
FunctionPin Name
PIN FUNCTION
Chip SelectCS
Supply VoltageVCC
TSSOP (Y)
(Top Views)
GND
RH
U/D
INC
RWB
CS
VCC
RL
1
CAT5113
http://onsemi.com
2
DEVICE MARKING INFORMATION
AARR = CAT5113ZI10T3
AARC = CAT5113ZI50T3
AARG = CAT5113ZI00T3
Y = Production Year (Last Digit)
M = Production Month (19, A, B, C)
P = Product Revision
R = Resistance:
0 = 1 kW
2 = 10 kW
4 = 50 kW
5 = 100 kW
L = Assembly Location
4 = Lead Finish NiPdAu
A = Product Revision (Fixed as “A”)
CAT5113L = Device Code (PDIP)
CAT5113V = Device Code (SOIC)
T = Temperature Range (Industrial)
Y = Production Year (Last Digit)
M = Production Month (19, A, B, C)
XXXX = Last Four Digits of Assembly Lot Number
A3 = Device Code
R = Resistance:
2 = 10 kW
4 = 50 kW
5 = 100 kW
L = Assembly Location
4 = Lead Finish NiPdAu
Y = Production Year (Last Digit)
M = Production Month (19, A, B, C)
XXX = Last Three Digits of
XXX = Assembly Lot Number
TSSOPPDIP SOIC MSOP
RL4A
CAT5113LT
YMXXXX
RL4A
CAT5113VT
YMXXXX
AARR
YMP
A3RL
4YMXXX
CAT5113
http://onsemi.com
3
Functional Diagram
Figure 1. General
Control
and
Memory
Power On
GND
Decoder
31
30
29
28
2
1
0
Transfer
Gates
Resistor
Array
5Bit
Nonvolatile
Memory
Store and
Recall
Control
Circuitry
5Bit
Up/Down
Counter
GND
Figure 2. Detailed Figure 3. Electronic
Potentiometer
Implementation
VCC
CS
INC
U/D
RH
RW
RL
VCC
Recall
CS
INC
U/D
1 of 32
RH
RW
RL
RH
RW
RL
Pin Description
INC: Increment Control Input
The INC input moves the wiper in the up or down direction
determined by the condition of the U/D input.
U/D: Up/Down Control Input
The U/D input controls the direction of the wiper movement.
When in a high state and CS is low, any hightolow
transition on INC will cause the wiper to move one
increment toward the RH terminal. When in a low state and
CS is low, any high-to-low transition on INC will cause the
wiper to move one increment towards the RL terminal.
RH: High End Potentiometer Terminal
RH is the high end terminal of the potentiometer. It is not
required that this terminal be connected to a potential greater
than the RL terminal. Voltage applied to the RH terminal
cannot exceed the supply voltage, VCC or go below ground,
GND.
RW: Wiper Potentiometer Terminal
RW is the wiper terminal of the potentiometer. Its position on
the resistor array is controlled by the control inputs, INC,
U/D and CS. Voltage applied to the RW terminal cannot
exceed the supply voltage, VCC or go below ground, GND.
RL: Low End Potentiometer Terminal
RL is the low end terminal of the potentiometer. It is not
required that this terminal be connected to a potential less
than the RH terminal. Voltage applied to the RL terminal
cannot exceed the supply voltage, VCC or go below ground,
GND. RL and RH are electrically interchangeable.
CS: Chip Select
The chip select input is used to activate the control input of
the CAT5113 and is active low. When in a high state, activity
on the INC and U/D inputs will not affect or change the
position of the wiper.
Device Operation
The CAT5113 operates like a digitally controlled
potentiometer with RH and RL equivalent to the high and low
terminals and RW equivalent to the mechanical
potentiometers wiper. There are 100 available tap positions
including the resistor end points, RH and RL. There are 99
resistor elements connected in series between the RH and RL
terminals. The wiper terminal is connected to one of the 100
taps and controlled by three inputs, INC, U/D and CS. These
inputs control a sevenbit up/down counter whose output is
decoded to select the wiper position. The selected wiper
position can be stored in nonvolatile memory using the INC
and CS inputs.
With CS set LOW the CAT5113 is selected and will
respond to the U/D and INC inputs. HIGH to LOW
transitions on INC will increment or decrement the wiper
(depending on the state of the U/D input and seven-bit
counter). The wiper, when at either fixed terminal, acts like
its mechanical equivalent and does not move beyond the last
position. The value of the counter is stored in nonvolatile
memory whenever CS transitions HIGH while the INC input
is also HIGH. When the CAT5113 is powered-down, the last
stored wiper counter position is maintained in the
nonvolatile memory. When power is restored, the contents
of the memory are recalled and the counter is set to the value
stored.
With INC set low, the CAT5113 may be de-selected and
powered down without storing the current wiper position in
nonvolatile memory. This allows the system to always
power up to a preset value stored in nonvolatile memory.
CAT5113
http://onsemi.com
4
Table 1. OPERATION MODES
INC CS U/D Operation
High to Low Low High Wiper toward H
High to Low Low Low Wiper toward L
High Low to High XStore Wiper Position
Low Low to High XNo Store, Return to Standby
X High X Standby
Table 2. ABSOLUTE MAXIMUM RATINGS
Parameters Ratings Units
Supply Voltage
VCC to GND 0.5 to +7
V
Inputs
CS to GND 0.5 to VCC +0.5
V
INC to GND 0.5 to VCC +0.5 V
U/D to GND 0.5 to VCC +0.5 V
H to GND 0.5 to VCC +0.5 V
L to GND 0.5 to VCC +0.5 V
W to GND 0.5 to VCC +0.5 V
Operating Ambient Temperature
Commercial (‘C’ or Blank suffix) 0 to 70
C
Industrial (‘I’ suffix) 40 to +85 C
Junction Temperature +150 C
Storage Temperature 65 to 150 C
Lead Soldering (10 s max) +300 C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
Table 3. RELIABILITY CHARACTERISTICS
Symbol Parameter Test Method Min Typ Max Units
VZAP (Note 1) ESD Susceptibility MILSTD883, Test Method 3015 2000 V
ILTH (Notes 1, 2) Latch-Up JEDEC Standard 17 100 mA
TDR Data Retention MILSTD883, Test Method 1008 100 Years
NEND Endurance MILSTD883, Test Method 1003 1,000,000 Stores
1. This parameter is tested initially and after a design or process change that affects the parameter.
2. Latch-up protection is provided for stresses up to 100 mA on address and data pins from 1 V to VCC + 1 V
CAT5113
http://onsemi.com
5
Table 4. DC ELECTRICAL CHARACTERISTICS (VCC = +2.5 V to +6 V unless otherwise specified)
Symbol Parameter Conditions Min Typ Max Units
POWER SUPPLY
VCC Operating Voltage Range 2.5 6.0 V
ICC1 Supply Current (Increment) VCC = 6 V, f = 1 MHz, IW = 0 100 mA
VCC = 6 V, f = 250 kHz, IW = 0 50 mA
ICC2 Supply Current (Write) Programming, VCC = 6 V 1000 mA
VCC = 3 V 500 mA
ISB1 (Note 3) Supply Current (Standby) CS = VCC 0.3 V
U/D, INC = VCC 0.3 V or GND
0.01 1 mA
LOGIC INPUTS
IIH Input Leakage Current VIN = VCC 10 mA
IIL Input Leakage Current VIN = 0 V 10 mA
VIH2 CMOS High Level Input Voltage 2.5 V VCC 6 V VCC x 0.7 VCC + 0.3 V
VIL2 CMOS Low Level Input Voltage 0.3 VCC x 0.2 V
POTENTIOMETER CHARACTERISTICS
RPOT Potentiometer Resistance 01 Device 1 kW
10 Device 10
50 Device 50
00 Device 100
Pot. Resistance Tolerance 20 %
VRH Voltage on RH pin 0 VCC V
VRL Voltage on RL pin 0 VCC V
Resolution 1 %
INL Integral Linearity Error IW 2 mA0.5 1 LSB
DNL Differential Linearity Error IW 2 mA0.25 0.5 LSB
RWI Wiper Resistance VCC = 5 V, IW = 1 mA 400 W
VCC = 2.5 V, IW = 1 mA 1000 W
IWWiper Current (Note 4) 4.4 4.4 mA
TCRPOT TC of Pot Resistance 300 ppm/C
TCRATIO Ratiometric TC 20 ppm/C
VNNoise 100 kHz / 1 kHz 8/24 nV/Hz
CH/CL/CWPotentiometer Capacitances 8/8/25 pF
fc Frequency Response Passive Attenuator, 10 kW1.7 MHz
3. Latch-up protection is provided for stresses up to 100 mA on address and data pins from 1 V to VCC + 1 V
4. This parameter is not 100% tested.
CAT5113
http://onsemi.com
6
Table 5. AC TEST CONDITIONS
VCC Range 2.5 V VCC 6 V
Input Pulse Levels 0.2 VCC to 0.7 VCC
Input Rise and Fall Times 10 ns
Input Reference Levels 0.5 VCC
Table 6. AC OPERATING CHARACTERISTICS (VCC = +2.5 V to +6.0 V, VH = VCC, VL = 0 V, unless otherwise specified)
Symbol Parameter Min Typ (Note 5) Max Units
tCI CS to INC Setup 100 ns
tDI U/D to INC Setup 50 ns
tID U/D to INC Hold 100 ns
tIL INC LOW Period 250 ns
tIH INC HIGH Period 250 ns
tIC INC Inactive to CS Inactive 1 ms
tCPH CS Deselect Time (NO STORE) 100 ns
tCPH CS Deselect Time (STORE) 10 ms
tIW INC to VOUT Change 1 5 ms
tCYC INC Cycle Time 1 ms
tR, tF (Note 6) INC Input Rise and Fall Time 500 ms
tPU (Note 6) Power-up to Wiper Stable 1 ms
tWR Store Cycle 5 10 ms
5. Typical values are for TA = 25C and nominal supply voltage.
6. This parameter is periodically sampled and not 100% tested.
7. MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.
Figure 4. A.C. Timing
90% 90%
10%
(store)
tR
tF
MI(3)
tIC tCPH
tIW
RW
U/D
INC
CS
tCI
tDI tID
tIL tIH
tCYC
CAT5113
http://onsemi.com
7
APPLICATIONS INFORMATION
(a) resistive divider (b) variable resistance (c) twoport
Figure 5. Potentiometer Configuration
Applications
Figure 6. Programmable Instrumentation
Amplifier
+5 V
+2.5 V
28
3
2
6
57
94
10
11 8
1
1
7
4
+
+
+
+5 V
CAT5113/5114
Figure 7. Programmable Sq. Wave Oscillator (555)
Figure 8. Sensor Auto Referencing Circuit
+5 V
5 V
4
11
1
499 kW
IC1B
IC1A
20 kW
499 kW
2
3
6
5
499 kW
499 kW
10 kW
0.01 mF
OSC
IC3A
1/4 74HC132
+
+
Sensor
28
1
7
7
4
+5 V +200 mV
CAT5111/5112
IC2
+
+5 V
0.01 mF
0.01 mF
0.003 mF
C
5
3
6
78
4
1
2
65
3
28
1
7
4
+5 V
555
R2
R2
R1
R3
R4
R4
V1 ()
V2 (+)
VO
A3
A1 = A2 = A3 = 1/4 LM6064
R2 = R3 = R4 = 5 kW
RPOT = 10 kW
RB
R2
RA
R1
pRPOT
(1p)RPOT
CS
VSENSOR = 1 V 50 mV
VOUT = 1 V 1 mV
VREF = 1 V
VCORR
R3
Digital
POT
Digital
POT
Digital
POT
CAT5113
http://onsemi.com
8
Figure 9. Programmable Voltage Regulator
0.1 mF
1 mF
6.8 mF
11 kW
100 kW
1.23 V
28
1
7
4
5
3
6
+5 V
2952
CAT5113/5114
FBSD
GND
Figure 10. Programmable I to V Converter
+2.5 V
+5 V
27
3
3
5
46
6
+
LT1097
+5 V
27
3
46
+
28
1
7
4
+5
V
CAT5113/5114
pR (1p)R
330 W330 W1 MW
10 k
+5 V
+5 V
+2.5 V
+5 V
IC3
CAT5111/5112
CLO
IC1
393
AI
IC4
2
3
+
1
28
1
7
4
+5 V
OSC
IC2
74HC132
0.1 mF
+
CHI 6
5
5
6
3
+
7
Digital
Figure 11. Automatic Gain Control
+5 V
R3
R2
R1
0.001 mF
0.001 mF
1 mF
27
346
+
28
1
7
4
+5 V
CAT5113/5114
+2.5 V
Figure 12. Programmable Bandpass Filter
Figure 13. Programmable Current Source/Sink
CAT5111/5112
+5 V +5 V
Serial
Bus
+2.5 V
+2.5 V
+5 V
2
4
7
5
6
311
1
+
+
R
+
2.5 kW
R1
100 kW
R1
100 kW
R1
100 kW
R1
100 kW
VS
VOUT VO (REG)
R1
R2
820 W
R3
10 kW
VIN (UNREG)
SHUTDOWN
IS
A1A2VO
VO
0 VO 2.5 V
VUL
VLL R1
R3
R2
10 kW
VS
0 VS 2.5 V
10 kW
C1
C2
VO
VS
10 kW
100 kW
A1
50 kW
IS
A2A1 = A2 = LMC6064A
POT
Digital
POT
Digital
POT
Digital
POT
CAT5113
http://onsemi.com
9
Table 7. ORDERING INFORMATION
Orderable Part Number Resistance (kW)Lead Finish PackagePins Shipping
CAT5113LI01G 1
NiPdAu PDIP8
(Pb-Free) 50 Units / Rail
CAT5113LI10G 10
CAT5113LI50G 50
CAT5113LI00G 100
CAT5113VI01GT3 1
NiPdAu SOIC8
(Pb-Free) 3000 / Tape & Reel
CAT5113VI10GT3 10
CAT5113VI50GT3 50
CAT5113VI00GT3 100
CAT5113YI01GT3 1
NiPdAu TSSOP8
(Pb-Free) 3000 / Tape & Reel
CAT5113YI10GT3 10
CAT5113YI50GT3 50
CAT5113YI00GT3 100
CAT5113ZI01T3 1
Matte-Tin MSOP8
(Pb-Free) 3000 / Tape & Reel
CAT5113ZI10T3 10
CAT5113ZI50T3 50
CAT5113ZI00T3 100
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
8. All packages are RoHS-compliant (Pb-Free, Halogen-Free).
9. The standard lead finish is NiPdAu, except MSOP package is Matte-Tin.
10.Contact factory for Matte-Tin finish availability for PDIP, SOIC and TSSOP packages.
CAT5113
http://onsemi.com
10
PACKAGE DIMENSIONS
PDIP8, 300 mils
CASE 646AA
ISSUE A
E1
D
A
L
eb
b2
A1
A2
E
eB
c
TOP VIEW
SIDE VIEW END VIEW
PIN # 1
IDENTIFICATION
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
SYMBOL MIN NOM MAX
A
A1
A2
b
b2
c
D
e
E1
L
0.38
2.92
0.36
6.10
1.14
0.20
9.02
2.54 BSC
3.30
5.33
4.95
0.56
7.11
1.78
0.36
10.16
eB 7.87 10.92
E 7.62 8.25
2.92 3.80
3.30
0.46
6.35
1.52
0.25
9.27
7.87
CAT5113
http://onsemi.com
11
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD
ISSUE O
E1 E
A
A1
h
θ
L
c
eb
D
PIN # 1
IDENTIFICATION
TOP VIEW
SIDE VIEW END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
SYMBOL MIN NOM MAX
θ
A
A1
b
c
D
E
E1
e
h
0.10
0.33
0.19
0.25
4.80
5.80
3.80
1.27 BSC
1.75
0.25
0.51
0.25
0.50
5.00
6.20
4.00
L0.40 1.27
1.35
CAT5113
http://onsemi.com
12
PACKAGE DIMENSIONS
MSOP 8, 3x3
CASE 846AD
ISSUE O
E1E
A2
A1 e b
D
c
A
TOP VIEW
SIDE VIEW END VIEW
L1
L2
L
DETAIL A
DETAIL A
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-187.
SYMBOL MIN NOM MAX
q
θ
A
A1
A2
b
c
D
E
E1
e
L
L2
0.05
0.75
0.22
0.13
0.40
2.90
4.80
2.90
0.65 BSC
0.25 BSC
1.10
0.15
0.95
0.38
0.23
0.80
3.10
5.00
3.10
0.60
3.00
4.90
3.00
L1 0.95 REF
0.10
0.85
CAT5113
http://onsemi.com
13
PACKAGE DIMENSIONS
TSSOP8, 4.4x3
CASE 948AL
ISSUE O
E1 E
A2
A1
e
b
D
c
A
TOP VIEW
SIDE VIEW END VIEW
q1
L1 L
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.
SYMBOL
θ
MIN NOM MAX
A
A1
A2
b
c
D
E
E1
e
L1
L
0.05
0.80
0.19
0.09
0.50
2.90
6.30
4.30
0.65 BSC
1.00 REF
1.20
0.15
1.05
0.30
0.20
0.75
3.10
6.50
4.50
0.90
0.60
3.00
6.40
4.40
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/PatentMarking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 8002829855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81358171050
CAT5113/D
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 3036752175 or 8003443860 Toll Free USA/Canada
Fax: 3036752176 or 8003443867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative