THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 DA PACKAGE (TOP VIEW) features D D D D D D D D D D D Simultaneous Sampling of 2 Single-Ended Signals or 1 Differential Signal Integrated 16-Word FIFO Signal-to-Noise and Distortion Ratio: 59 dB at fI = 2 MHz Differential Nonlinearity Error: 1 LSB Integral Nonlinearity Error: 1 LSB Auto-Scan Mode for 2 Inputs 3-V or 5-V Digital Interface Compatible Low Power: 216 mW Max 5-V Analog Single Supply Operation Internal Voltage References . . . 50 PPM/C and 5% Accuracy Parallel C/DSP Interface applications D D D D D D0 D1 D2 D3 D4 D5 1 32 2 31 3 30 4 29 5 28 6 27 BVDD BGND D6 D7 D8 D9 RA0/D10 RA1/D11 CONV_CLK (CONVST) DATA_AV 7 26 8 25 9 24 10 23 11 22 12 21 13 20 14 19 15 18 16 17 OV_FL RESET AINP AINM REFIN REFOUT REFP REFM AGND AVDD CS0 CS1 WR (R/W) RD DVDD DGND Radar Applications Communications Control Applications High-Speed DSP Front-End Automotive Applications description The THS10082 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS10082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST). The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS10082. The internal clock oscillator is switched off in the continuous conversion mode. The THS10082C is characterized for operation from 0C to 70C, and the THS10082I is characterized for operation from -40C to 85C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2000, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 AVAILABLE OPTIONS PACKAGED DEVICE TA TSSOP (DA) 0C to 70C THS10082CDA -40C to 85C THS10082IDA functional block diagram AVDD DVDD 3.5 V REFP 1.5 V 2.5 V 1.225 V REF REFOUT REFM DATA_AV REFP REFIN S/H AINP AINM Single-Ended and/or Differential MUX + - REFM OV_FL BVDD 10-Bit Pipeline ADC 10 FIFO 16 x 10 10 S/H Buffers CONV_CLK (CONVST) CS0 CS1 RD Logic and Control Control Register BGND WR (R/W) RESET AGND 2 POST OFFICE BOX 655303 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 RA0 RA1 * DALLAS, TEXAS 75265 DGND THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION AINP 30 I Analog input, single-ended or positive input of differential channel A AINM 29 I Analog input, single-ended or negative input of differential channel A AVDD AGND 23 I Analog supply voltage 24 I Analog ground BVDD BGND 7 I Digital supply voltage for buffer 8 I Digital ground for buffer CONV_CLK (CONVST) 15 I Digital input. This input is used to apply an external conversion clock in the continuous conversion mode. In the single conversion mode, this input functions as the conversion start (CONVST) input. A high to low transition on this input holds simultaneously the selected analog input channels and initiates a single conversion of all selected analog inputs. CS0 22 I Chip select input (active low) CS1 21 I Chip select input (active high) DATA_AV 16 O Data available signal, which can be used to generate an interrupt for processors and as a level information of the internal FIFO. This signal can be configured to be active low or high and can be configured as a static level or pulse output. See Table 7. DGND 17 I Digital ground. Ground reference for digital circuitry. DVDD 18 I Digital supply voltage 1-6, 9-12 I/O/Z RA0 13 I Digital input. RA0 is used as an address line (RA0) for the control register. This is required for writing to control register 0 and control register 1. See Table 8. RA1 14 I Digital input. RA1 is used as an address line (RA1) for the control register. This is required for writing to control register 0 and control register 1. See Table 8. OV_FL 32 O Overflow output. Indicates whether an overflow in the FIFO occurred. OV_FL is set to active high level if an overflow occurs. It is set back to low level with a reset of the THS10082 or a reset of the FIFO. REFIN 28 I Common-mode reference input for the analog input channels. It is recommended that this pin be connected to the reference output REFOUT. REFP 26 I Reference input, requires a bypass capacitor of 10 F to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 6. REFM 25 I Reference input, requires a bypass capacitor of 10 F to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 6. RESET 31 I Hardware reset of the THS10082. Sets the control register to default values. REFOUT 27 O Analog fixed reference output voltage of 2.5 V. Sink and source capability of 250 A. The reference output requires a capacitor of 10 F to AGND for filtering and stability. RD 19 I The RD input is used only if the WR input is configured as a write only input. In this case, it is a digital input, active low as a data read select from the processor. See timing section. WR (R/W) 20 I This input is programmable. It functions as a read-write input (R/W) and can also be configured as a write-only input (WR), which is active low and used as data write select from the processor. In this case, the RD input is used as a read input from the processor. See timing section. D0 - D9 Digital input, output; D0 = LSB The start-conditions of RD and WR (R/W) are unknown. The first access to the ADC has to be a write access to initialize the ADC. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 absolute maximum ratings over operating free-air temperature (unless otherwise noted) Supply voltage range, DGND to DVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 6.5 V BGND to BVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 6.5 V AGND to AVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 6.5 V Analog input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AGND - 0.3 V to AVDD + 1.5 V Reference input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 + AGND to AVDD + 0.3 V Digital input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to BVDD/DVDD + 0.3 V Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40C to 150C Operating free-air temperature range, THS10082C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0C to 70C THS10082I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40C to 85C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions power supply Supply voltage MIN NOM MAX AVDD DVDD 4.75 5 5.25 3 3.3 5.25 BVDD 3 3.3 5.25 UNIT V analog and reference inputs MIN Analog input voltage in single-ended configuration NOM MAX V 2.5 VREFP 4 3.5 AVDD-1.2 V VREFM 1 Common-mode input voltage VCM in differential configuration External reference voltage,VREFP (optional) External reference voltage, VREFM (optional) 1.4 Input voltage difference, REFP - REFM UNIT V 1.5 V 2 V digital inputs MIN NOM MAX UNIT High level input voltage High-level voltage, VIH BVDD = 3 V BVDD = 5.25 V Low level input voltage, Low-level voltage VIL BVDD = 3 V BVDD = 5.25 V Input CONV_CLK frequency DVDD = 3 V to 5.25 V 0.1 CONV_CLK pulse duration, clock high, tw(CONV_CLKH) DVDD = 3 V to 5.25 V 62 83 5000 ns CONV_CLK pulse duration, clock low, tw(CONV_CLKL) DVDD = 3 V to 5.25 V 62 83 5000 ns THS10082CDA Operating free-air free air temperature, temperature TA 4 THS10082IDA POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 2 V 2.6 V 0.6 0.6 8 0 70 -40 85 V V MHz C THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 electrical characteristics over recommended operating conditions, DVDD = 3.3 V, AVDD = 5 V, VREF = internal (unless otherwise noted) digital specifications PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Digital inputs IIH IIL High-level input current DVDD = digital inputs -50 50 A Low-level input current Digital input = 0 V -50 50 A Ci Input capacitance 5 pF Digital outputs VOH VOL High-level output voltage Low-level output voltage IOH = 50 A, IOL = -50 A, BVDD = 3.3 V, 5 V BVDD = 3.3 V, 5 V IOZ CO High-impedance-state output current CS1 = DGND, CS0 = DVDD CL Load capacitance at databus D0 - D9 BVDD-0.5 V -10 Output capacitance 0.4 V 10 A 5 pF 30 pF electrical characteristics over recommended operating conditions, AVDD = 5 V, DVDD = BVDD = 3.3 V, fs = 8 MSPS, VREF = internal (unless otherwise noted) dc specifications PARAMETER TEST CONDITIONS Resolution MIN TYP MAX 10 UNIT Bits Accuracy Integral nonlinearity, INL Differential nonlinearity, DNL After calibration in differential mode Gain error LSB 1 LSB 5 After calibration in single-ended mode Offset error 1 LSB -5 5 LSB -10 10 LSB 10 A V Analog input Input capacitance 15 Input leakage current VAIN = VREFM to VREFP pF Internal voltage reference Accuracy, VREFP 3.3 3.5 3.7 Accuracy, VREFM 1.4 1.5 1.6 Temperature coefficient 50 Reference noise V 100 Accuracy, REFOUT 2.475 V PPM/C 2.5 2.525 V Power supply IDDA Analog supply current AVDD = 5 V, BVDD = DVDD = 3.3 V 36 40 mA IDDD Digital supply voltage AVDD = 5 V, BVDD = DVDD = 3.3 V 0.5 1 mA IDDB Buffer supply voltage AVDD = 5 V, BVDD = DVDD = 3.3 V 1.5 4 mA IDD_AP Analog supply current in power-down mode AVDD = 5 V, BVDD = DVDD = 3.3 V 8 mA Power dissipation AVDD = 5 V, BVDD = DVDD = 3.3 V 186 216 mW Power dissipation in power-down mode AVDD = 5 V, BVDD = DVDD = 3.3 V 30 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 mW 5 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 electrical characteristics over recommended operating conditions, VREF = internal V, fs = 8 MHz, fI = 2 MHz at -1dB (unless otherwise noted) ac specifications, AVDD = 5 V, BVDD = DVDD= 3.3 V, CL < 30 pF PARAMETER SINAD SNR TEST CONDITIONS Differential mode Signal to noise ratio + distortion Signal-to-noise Total harmonic distortion ENOB Effective number of bits SFDR Spurious free dynamic range TYP 56 59 dB 58 dB 61 dB Single-ended mode (see Note 1) Differential mode Signal to noise ratio Signal-to-noise THD MIN 59 Single-ended mode (see Note 1) MAX 60 UNIT dB Differential mode -67 Single-ended mode -63 dB Differential mode 9 Single-ended mode (see Note 1) Differential mode 61 -61 dB 9.5 Bits 9.35 Bits 65 dB Single-ended mode 64 dB Full-power bandwidth with a source impedance of 150 in differential configuration. Full scale sinewave, -3 dB 96 MHz Full-power bandwidth with a source impedance of 150 in single-ended configuration. Full scale sinewave, -3 dB 54 MHz Small-signal bandwidth with a source impedance of 150 in differential configuration. 100 mVpp sinewave, -3 dB 96 MHz Small-signal bandwidth with a source impedance of 150 in single-ended configuration. 100 mVpp sinewave, -3 dB 54 MHz Analog input NOTE 1: The SNR (ENOB) and SINAD is degraded typically by 2 dB in single-ended mode when the reading of data is asynchronous to the sampling clock. 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 timing specifications, AVDD = 5 V, BVDD = DVDD = 3.3 V, VREF = internal, CL < 30 pF PARAMETER td(DATA_AV) td(o) tpipe TEST CONDITIONS MIN TYP MAX UNIT Delay time 5 Delay time 5 ns 5 CONV CLK Latency ns timing specification of the single conversion mode PARAMETER TEST CONDITIONS tc Clock cycle of the internal clock oscillator tw1 1 duration CONVST Pulse duration, tdA Aperture time t2 Time between consecutive start of single conversion 1 analog input 2 analog inputs TYP MAX UNIT 117 125 133 ns 1.5xtc 2.5xtc ns ns 1 1 analog input 2 analog inputs 1 analog input, TL = 1 2 analog inputs, TL = 2 1 analog input, TL = 4 td(DATA_AV) d(DATA AV) MIN Delay becomes active for the trigger y time,, DATA_AV _ gg level condition: TRIG0 = 1, TRIG1 = 1 2 analog inputs, TL = 4 1 analog input, TL = 8 2 analog inputs, TL = 8 1 analog input, TL = 14 2 analog inputs, TL = 12 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 ns 2xtc 3xtc ns 6xtc 7xtc ns 3xt2 +6xtc t2 +7xtc ns 7xt2 +6xtc 3xt2 +7xtc ns 13xt2 +6xtc 5xt2 +7xtc ns 7 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 detailed description reference voltage The THS10082 has a built-in reference, which provides the reference voltages for the ADC. VREFP is set to 3.5 V and VREFM is set to 1.5 V. An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. analog inputs The THS10082 consists of 2 analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured as single-ended or differential inputs. The desired analog input channel can be programmed. analog-to-digital converter The THS10082 uses a 10-bit pipelined multistaged architecture with 4 1-bit stages followed by 4 2-bit stages, which achieves a high sample rate with low power consumption. The THS10082 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the number of comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the eighth stages operate on the seven preceding samples. conversion modes The conversion can be performed in two different conversion modes. In the single conversion mode, the conversion is initiated by an external signal (CONVST). An internal oscillator controls the conversion time. In the continuous conversion mode, an external clock signal is applied to the clock input (CONV_CLK). A new conversion is started with every falling edge of the applied clock signal. sampling rate The maximum possible conversion rate per channel is dependent on the selected analog input channels. Table 1 shows the maximum conversion rate in the continuous conversion mode for different combinations. Table 1. Maximum Conversion Rate in Continuous Conversion Mode NUMBER OF CHANNELS MAXIMUM CONVERSION RATE PER CHANNEL 1 single-ended channel 1 8 MSPS 2 single-ended channels 2 4 MSPS 1 differential channel 1 8 MSPS CHANNEL CONFIGURATION The maximum conversion rate in the continuous conversion mode per channel, fc, is given by: fc MSPS + #8channels Table 2 shows the maximum conversion rate in the single conversion mode. 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 sampling rate (continued) Table 2. Maximum Conversion Rate in Single Conversion Mode NUMBER OF CHANNELS MAXIMUM CONVERSION RATE PER CHANNEL 1 single-ended channel 1 4 MSPS 2 single-ended channels 2 2.67 MSPS 1 differential channel 1 4 MSPS CHANNEL CONFIGURATION single conversion mode In single conversion mode, a single conversion of the selected analog input channels is performed. The single conversion mode is selected by setting bit 1 of control register 0 to 1. A single conversion is initiated by pulsing the CONVST input. On the falling edge of CONVST, the sample and hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence for the selected channels is started. The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. The signal DATA_AV (data available) becomes active when the trigger level is reached and indicates that the converted sample(s) is (are) written into the FIFO and can be read out. The trigger level in the single conversion mode can be selected according to Table 13. Figure 1 shows the timing of the single conversion mode. In this mode, up to two analog input channels can be selected to be sampled simultaneously (see Table 2). t2 CONVST t1 t1 td(A) AIN Sample N tDATA_AV DATA_AV, Trigger Level = 1 Figure 1. Timing of Single Conversion Mode The time (t2) between consecutive starts of single conversions is dependent on the number of selected analog input channels. The time tDATA_AV, until DATA_AV becomes active is given by: tDATA_AV = tpipe + n x tc. This equation is valid for a trigger level which is equivalent to the number of selected analog input channels. For all other trigger level conditions refer to the timing specifications of single conversion mode. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 9 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 continuous conversion mode The internal clock oscillator used in the single-conversion mode is switched off in continuous conversion mode. In continuous conversion mode, (bit 1 of control register 0 set to 0) the ADC operates with a free running external clock signal CONV_CLK. With every rising edge of the CONV_CLK signal a new converted value is written into the FIFO. Figure 2 shows the timing of continuous conversion mode when one analog input channel is selected. The maximum throughput rate is 8 MSPS in this mode. The timing of the DATA_AV signal is shown here in the case of a trigger level set to 1 or 4. Sample N Channel 1 Sample N+1 Channel 1 Sample N+2 Channel 1 Sample N+3 Channel 1 Sample N+4 Channel 1 Sample N+5 Channel 1 Sample N+6 Channel 1 Sample N+7 Channel 1 Sample N+8 Channel 1 AIN td(A) td(pipe) tw(CONV_CLKH) tw(CONV_CLKL) 50% CONV_CLK 50% td(O) tc Data Into FIFO Data N-5 Channel 1 Data N-4 Channel 1 Data N-3 Channel 1 Data N-2 Channel 1 Data N-1 Channel 1 Data N Channel 1 Data N+1 Channel 1 Data N+2 Channel 1 Data N+3 Channel 1 td(DATA_AV) DATA_AV, Trigger Level = 1 td(DATA_AV) DATA_AV, Trigger Level = 4 Figure 2. Timing of Continuous Conversion Mode (1-channel operation) Figure 3 shows the timing of continuous conversion mode when two analog input channels are selected. The maximum throughput rate per channel is 4 MSPS in this mode. The data flow in the bottom of the figure shows the order the converted data is written into the FIFO. The timing of the DATA_AV signal shown here is for a trigger level set to 2 or 4. Sample N Channel 1,2 Sample N+1 Channel 1,2 Sample N+2 Channel 1,2 Sample N+3 Channel 1,2 Sample N+4 Channel 1,2 AIN td(A) tw(CONV_CLKH) CONV_CLK 50% td(Pipe) tw(CONV_CLKL) 50% tc Data Into FIFO Data N-3 Channel 2 td(O) Data N-2 Channel 1 Data N-2 Channel 2 Data N-1 Channel 1 Data N-1 Channel 2 Data N Channel 1 Data N Channel 2 Data N+1 Channel 1 Data N+1 Channel 2 td(DATA_AV) DATA_AV, Trigger Level = 2 td(DATA_AV) DATA_AV, Trigger Level = 4 Figure 3. Timing of Continuous Conversion Mode (2-channel operation) 10 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 digital output data format The digital output data format of the THS10082 can either be in binary format or in two's complement format. The following tables list the digital outputs for the analog input voltages. Table 3. Binary Output Format for Single-Ended Configuration SINGLE-ENDED, BINARY OUTPUT ANALOG INPUT VOLTAGE DIGITAL OUTPUT CODE AIN = VREFP 3FFh AIN = (VREFP + VREFM)/2 200h AIN = VREFM 000h Table 4. Two's Complement Output Format for Single-Ended Configuration SINGLE-ENDED, TWOS COMPLEMENT ANALOG INPUT VOLTAGE DIGITAL OUTPUT CODE AIN = VREFP 1FFh AIN = (VREFP + VREFM)/2 000h AIN = VREFM 200h Table 5. Binary Output Format for Differential Configuration DIFFERENTIAL, BINARY OUTPUT ANALOG INPUT VOLTAGE DIGITAL OUTPUT CODE Vin = AINP - AINM VREF = VREFP - VREFM Vin = VREF Vin = 0 3FFh Vin = -VREF 000h 200h Table 6. Two's Complement Output Format for Differential Configuration DIFFERENTIAL, BINARY OUTPUT ANALOG INPUT VOLTAGE DIGITAL OUTPUT CODE Vin = AINP - AINM VREF = VREFP - VREFM Vin = VREF Vin = 0 1FFh Vin = -VREF 200h 000h POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 11 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 FIFO description In order to facilitate an efficient connection to today's processors, the THS10082 is supplied with a FIFO. This integrated FIFO enables a problem-free processing of data with today's processors. The FIFO is provided as a flexible circular buffer. The circular buffer integrated in the THS10082 can store up to 16 conversion values. Therefore, the amount of interrupts to be served by a processor can be reduced significantly. 16 1 15 2 Read Pointer 14 3 13 4 12 5 Trigger Pointer 6 11 7 10 9 8 Data in FIFO Free Write Pointer Figure 4. Circular Buffer The converted data of the THS10082 is automatically written into the FIFO. To control the writing and reading process, a write pointer, a read pointer and a trigger pointer are used. The read pointer always shows the location which will be read next. The write pointer indicates the location which contains the last written sample. With a selection of multiple analog input channels, the converted values are written in a predefined sequence to the circular buffer (autoscan mode). In this way, the channel information for the reading processor is continually maintained. The FIFO can be programmed through the control register of the ADC. The user has the ability to select a specific trigger level according to Table 13 in order to choose the configuration which best fits the application. The FIFO provides the signal DATA_AV, which signals the processor to read the amount of data equal to the trigger level selected in Table 13. The signal DATA_AV becomes active when the trigger condition is satisfied. The trigger condition is satisfied when as many values as selected for the trigger level where written into the FIFO. The signal DATA_AV could be connected to an interrupt input of a processor. In every interrupt service routine call, the processor must read the amount of data equal to the trigger level from the ADC. The first data represents the first channel according to the autoscan mode, which is shown in Table 10. The channel information is therefore always maintained. 12 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 reading data from the FIFO The THS10082 informs the connected processor via the digital output DATA_AV (data available) that a block of conversion values are ready to be read. The block size to be read is always equal to the setting of the trigger level. The selectable trigger levels depend on the number of selected analog input channels. For example, when choosing one analog input, a trigger level of 1, 4, 8, and 14 can be selected. The following figures demonstrate the principle of reading the data (the READ signal is asynchronous to CONV_CLK). In Figure 5, a trigger level of 1 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 1 value from the ADC after every DATA_AV low pulse. CONV_CLK DATA_AV READ Figure 5. Trigger Level 1 Selected In Figure 6, a trigger level of 4 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 4 values from the ADC after every DATA_AV low pulse. CONV_CLK DATA_AV READ Figure 6. Trigger Level 4 Selected In Figure 7, a trigger level of 8 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 8 values from the ADC after every DATA_AV low pulse. CONV_CLK DATA_AV READ Figure 7. Trigger Level 8 Selected In Figure 8, a trigger level of 14 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 14 values from the ADC after every DATA_AV low pulse. CONV_CLK DATA_AV READ Figure 8. Trigger Level 14 Selected READ is always the logical combination of CS0, CS1 and RD. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 13 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 ADC control register The THS10082 contains two 10-bit wide control registers (CR0, CR1) in order to program the device into the desired mode. The bit definitions of both control registers are shown in Table 7. Table 7. Bit Definitions of Control Register CR0 and CR1 BIT BIT 9 BIT 8 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 CR0 TEST1 TEST0 SCAN DIFF1 DIFF0 CHSEL1 CHSEL0 PD MODE VREF CR1 RESERVED OFFSET BIN/2's R/W DATA_P DATA_T TRIG1 TRIG0 FRST RESET writing to control register 0 and control register 1 The 10-bit wide control register 0 and control register 1 can be programmed by addressing the desired control register and writing the register value to the ADC. The addressing is performed with the upper bits RA0 and RA1. During this write process, the data bits D0 to D9 contain the desired control register value. Table 8 shows the addressing of each control register. Table 8. Control Register Addressing 14 D0 - D9 RA0 RA1 Addressed Control Register Desired register value 0 0 Control register 0 Desired register value 1 0 Control register 1 Desired register value 0 1 Reserved for future Desired register value 1 1 Reserved for future POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 initialization of the THS10082 The initialization of the THS10082 should be done according to the configuration flow shown in Figure 9. Start Use Default Values? No Yes Write 0x401 to THS10082 (Set Reset Bit in CR1) Write 0x401 to THS10082 (Set Reset Bit in CR1) Clear RESET By Writing 0x400 to CR1 Clear RESET By Writing 0x400 to CR1 Write The User Configuration to CR0 Write The User Configuration to CR1 (Can Include FIFO Reset, Must Exclude RESET) Continue Figure 9. THS10082 Configuration Flow POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 15 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 ADC control registers control register 0, write only (see Table 8) - - BIT 9 BIT 8 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 - - TEST1 TEST0 SCAN DIFF1 DIFF0 CHSEL1 CHSEL0 PD MODE VREF Table 9. Control Register 0 Bit Functions BITS RESET VALUE NAME 0 0 VREF Vref select: Bit 0 = 0 The internal reference is selected Bit 0 = 1 The external reference voltage is selected 1 0 MODE Continuous conversion mode/single conversion mode Bit 1 = 0 Continuous conversion mode is selected FUNCTION An external clock signal is applied to the CONV_CLK input in this mode. With every falling edge of the CONV_CLK signal a new converted value is written into the FIFO. Bit 1 = 1 Single conversion mode is selected In this mode, the CONV_CLK input functions as a CONVST input. A single conversion is initiated on the THS10082 by pulsing the CONVST input. On the falling edge of CONVST, the sample and hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence for the selected channels is started. The signal DATA_AV (data available) becomes active when the trigger condition is satisfied. 2 0 PD Power down. Bit 2 = 0 The ADC is active Bit 2 = 1 Power down The reading and writing to and from the digital outputs is possible during power down. It is also possible to read out the FIFO. 3, 4 0,0 CHSEL0, CHSEL1 Channel select Bit 3 and bit 4 select the analog input channel of the ADC. Refer to Table 10. 5,6 1,0 DIFF0, DIFF1 7 0 SCAN Autoscan enable Bit 7 enables or disables the autoscan function of the ADC. Refer to Table 10. 8,9 0,0 TEST0, TEST1 Test input enable Bit 8 and bit 9 control the test function of the ADC. Three different test voltages can be measured. This feedback allows the check of all hardware connections and the ADC operation. Number of differential channels Bit 5 and bit 6 contain information about the number of selected differential channels. Refer to Table 10. Refer to Table 11 for selection of the three different test voltages. 16 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 analog input channel selection The analog input channels of the THS10082 can be selected via bits 3 to 7 of control register 0. One single channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0. Bit 5 controls the selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more than one input channel is selected. Table 10 shows the possible selections. Table 10. Analog Input Channel Configurations BIT 7 SCAN BIT 6 DIFF1 BIT 5 DIFF0 BIT 4 CHSEL1 BIT 3 CHSEL0 0 0 0 0 0 Analog input AINP (single ended) 0 0 0 0 1 Analog input AINM (single ended) 0 0 0 1 0 Reserved 0 0 0 1 1 Reserved 0 0 1 0 0 Differential channel (AINP-AINM) 0 0 1 0 1 Reserved 1 0 0 0 1 Autoscan two single ended channels: AINP, AINM, AINP, ... 1 0 0 1 0 Reserved 1 0 0 1 1 Reserved 1 0 1 0 1 Reserved 1 0 1 1 0 Reserved 1 1 0 0 1 Reserved 0 0 1 1 0 Reserved 0 0 1 1 1 Reserved 1 0 0 0 0 Reserved 1 0 1 0 0 Reserved 1 0 1 1 1 Reserved 1 1 0 0 0 Reserved 1 1 0 1 0 Reserved 1 1 0 1 1 Reserved 1 1 1 0 0 Reserved 1 1 1 0 1 Reserved 1 1 1 1 0 Reserved 1 1 1 1 1 Reserved DESCRIPTION OF THE SELECTED INPUTS test mode The test mode of the ADC is selected via bit 8 and bit 9 of control register 0. The different selections are shown in Table 11. Table 11. Test Mode BIT 9 TEST1 BIT 8 TEST0 OUTPUT RESULT 0 0 Normal mode 0 1 1 0 VREFP ((VREFM)+(VREFP))/2 1 1 VREFM Three different options can be selected. This feature allows support testing of hardware connections between the ADC and the processor. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 17 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 analog input channel selection (continued) control register 1, write only (see Table 8) - - BIT 9 BIT 8 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 - - RESERVED OFFSET BIN/2s R/W DATA_P DATA_T TRIG1 TRIG0 FRST RESET Table 12. Control Register 1 Bit Functions BITS RESET VALUE NAME 0 0 RESET FUNCTION Reset Writing a 1 into this bit resets the device and sets the control register 0 and control register 1 to the reset values. In addition the FIFO pointer and offset register is reset. After reset, it takes 5 clock cycles until the first value is converted and written into the FIFO. 1 0 FRST 2, 3 0,0 TRIG0, TRIG1 FIFO trigger level DATA_T DATA_AV type 4 1 FRST: FIFO reset By writing a 1 into this bit, the FIFO is reset. Bit 2 and bit 3 of control register 1 are used to set the trigger level for the FIFO. If the trigger level is reached, the signal DATA_AV (data available) becomes active according to the settings of DATA_T and DATA_P. This indicates to the processor that the ADC values can be read. Refer to Table 13. Bit 4 of control register 1 controls whether the DATA_AV signal is a pulse or static (e.g., for edge or level sensitive interrupt inputs). If it is set to 0, the DATA_AV signal is static. If it is set to 1, the DATA_AV signal is a pulse. Refer to Table 14. 5 1 DATA_P DATA_AV polarity Bit 5 of control register 1 controls the polarity of DATA_AV. If it is set to 1, DATA_AV is active high. If it is set to 0, DATA_AV is active low. Refer to Table 14. 6 0 R/W R/W, RD/WR selection Bit 6 of control register 1 controls the function of the inputs RD and WR. When bit 6 in control register 1 is set to 1, WR becomes a R/W input and RD is disabled. From now on a read is signalled with R/W high and a write with R/W as a low signal. If bit 6 in control register 1 is set to 0, the input RD becomes a read input and the input WR becomes a write input. 7 0 BIN/2s Complement select If bit 7 of control register 1 is set to 0, the output value of the ADC is in twos complement. If bit 7 of control register 1 is set to 1, the output value of the ADC is in binary format. Refer to Table 3 through Table 6. 8 0 OFFSET Offset cancellation mode Bit 8 = 0 normal conversion mode Bit 8 = 1 offset calibration mode If a 1 is written into bit 8 of control register 1, the device internally sets the inputs to zero and does a conversion. The conversion result is stored in an offset register and subtracted from all conversions in order to reduce the offset error. 9 0 RESERVED Always write 0. FIFO trigger level Bit 2 and bit 3 (TRIG1, TRIG0) of control register 1 are used to set the trigger level of the FIFO (see Table 13). If the trigger level is reached, the DATA_AV (data available) signal becomes active according to the setting of the signal DATA_AV to indicate to the processor that the ADC values can be read. Table 13 shows four different programmable trigger levels for each configuration. The FIFO trigger level, which can be selected, is dependent on the number of input channels. Both, a differential or a single-ended input is considered as one channel. The processor therefore always reads the data from the FIFO in the same order and is able to distinguish between the channels. 18 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 FIFO trigger level (continued) Table 13. FIFO Trigger Level BIT 3 TRIG1 BIT 2 TRIG0 TRIGGER LEVEL FOR 1 CHANNEL (ADC values) TRIGGER LEVEL FOR 2 CHANNELS (ADC values) 0 0 01 02 0 1 04 04 1 0 08 08 1 1 14 12 timing and signal description of the THS10082 The reading from the THS10082 and writing to the THS10082 is performed by using the chip select inputs (CS0, CS1), the write input WR and the read input RD. The write input is configurable to a combined read/write input (R/W). This is desired in cases where the connected processor consists of a combined read/write output signal (R/W). The two chip select inputs can be used to interface easily to a processor. Reading from the THS10082 takes place by an internal RDint signal, which is generated from the logical combination of the external signals CS0, CS1 and RD (see Figure 10). This signal is then used to strobe the words out of the FIFO and to enable the output buffers. The last external signal (either CS0, CS1 or RD) to become valid will make RDint active while the write input (WR) is inactive. The first of those external signals going to its inactive state will then deactivate RDint again. Writing to the THS10082 takes place by an internal WRint signal, which is generated from the logical combination of the external signals CS0, CS1 and WR. This signal is then used to strobe the control words into the control registers 0 and 1. The last external signal (either CS0, CS1 or WR) to become valid will make WRint active while the read input (RD) is inactive. The first of those external signals going to its inactive state will then deactivate WRint again. Read Enable CS0 CS1 RD Write Enable WR Control/Data Registers Data Bits Figure 10. Logical Combination of CS0, CS1, RD, and WR DATA_AV type Bit 4 and bit 5 (DATA_T, DATA_P) of control register 1 are used to program the signal DATA_AV. Bit 4 of control register 1 determines whether the DATA_AV signal is static or a pulse. Bit 5 of the control register determines the polarity of DATA_AV. This is shown in Table 14. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 19 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 DATA_AV type (continued) Table 14. DATA_AV Type BIT 5 DATA_P BIT 4 DATA_T DATA_AV TYPE 0 0 Active low level 0 1 Active low pulse 1 0 Active high level 1 1 Active high pulse The signal DATA_AV is set to active when the trigger condition is satisfied. It is set back inactive independent of the DATA_T selection (pulse or level). If level mode is chosen, DATA_AV is set inactive after the first of the TL (TL = trigger level) reads (with the falling edge of READ). The trigger condition is checked again after TL reads. If pulse mode is chosen, the signal DATA_AV is a pulse with a width of one half of a CONV_CLK cycle in continuous conversion mode and one half of a clock cycle of the internal oscillator in single conversion mode. The next DATA_AV pulse (when the trigger condition is satisfied) is sent out the earliest, when the TL values, written into the FIFO before, were read out by the processor. read timing (using R/W, CS0-controlled) Figure 11 shows the read-timing behavior when the WR(R/W) input is programmed as a combined read-write input R/W. The RD input has to be tied to high-level in this configuration. This timing is called CS0-controlled because CS0 is the last external signal of CS0, CS1, and R/W which becomes valid. tw(CS) 90% CS0 10% 10% CS1 III III R/W tsu(R/W) th(R/W) 90% III III 90% RD ta th 90% 90% D(0-9) td(CSDAV) 90% DATA_AV Figure 11. Read Timing Diagram Using R/W (CS0-controlled) 20 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 timing and signal description of the THS10082 (continued) read timing parameter (CS0-controlled) PARAMETER MIN tsu(R/W) ta Setup time, R/W high to last CS valid 0 Access time, last CS valid to data valid 0 td(CSDAV) th Delay time, last CS valid to DATA_AV inactive th(R/W) tw(CS) CS = CS0 TYP MAX UNIT ns 10 12 ns ns Hold time, first CS invalid to data invalid 0 Hold time, first external CS invalid to R/W change 5 ns 10 ns Pulse duration, CS active 5 ns write timing (using R/W, CS0-controlled) Figure 12 shows the write-timing behavior when the WR(R/W) input is programmed as a combined read-write input R/W. The RD input has to be tied to high-level in this configuration. This timing is called CS0-controlled because CS0 is the last external signal of CS0, CS1, and R/W which becomes valid. tw(CS) 90% CS0 10% 10% CS1 IIII IIII tsu(R/W) III III th(R/W) WR RD tsu th 90% 90% D(0-9) IIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIII DATA_AV Figure 12. Write Timing Diagram Using R/W (CS0-controlled) write timing parameter (CS0-controlled) PARAMETER MIN TYP MAX UNIT tsu(R/W) tsu Setup time, R/W stable to last CS valid 0 ns Setup time, data valid to first CS invalid 5 ns th th(R/W) Hold time, first CS invalid to data invalid 2 ns Hold time, first CS invalid to R/W change 5 ns 10 ns tw(CS) CS = CS0 Pulse duration, CS active POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 21 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 interfacing the THS10082 to the TMS320C30/31/33 DSP The following application circuit shows an interface of the THS10082 to the TMS320C30/31/33 DSPs. The read and write timings (using R/W, CS0-controlled) shown before are valid for this specific interface. THS10082 TMS320C30/31/33 DVDD CS0 CS1 RD R/W DATA_AV CONV_CLK DATA STRB A23 R/W INTX TOUT DATA interfacing the THS10082 to the TMS320C54x using I/O strobe The following application circuit shows an interface of the THS10082 to the TMS320C54x. The read and write timings (using R/W, CS0-controlled) shown before are valid for this specific interface. THS10082 TMS320C54x DVDD CS0 CS1 RD R/W DATA_AV CONV_CLK DATA 22 POST OFFICE BOX 655303 I/O STRB A15 R/W INTX BCLK DATA * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 interfacing the THS10082 to the TMS320C54x using I/O strobe (continued) read timing (using RD, RD-controlled) Figure 13 shows the read-timing behavior when the WR(R/W) input is programmed as a write-input only. The input RD acts as the read-input in this configuration. This timing is called RD-controlled because RD is the last external signal of CS0, CS1, and RD which becomes valid. CS0 CS1 WR IIII IIII tsu(CS) III III th(CS) tw(RD) 10% RD 10% ta th 90% 90% D(0-9) td(CSDAV) 90% DATA_AV Figure 13. Read Timing Diagram Using RD (RD-controlled) read timing parameter (RD-controlled) PARAMETER MIN tsu(CS) ta Setup time, RD low to last CS valid 0 Access time, last CS valid to data valid 0 td(CSDAV) th Delay time, last CS valid to DATA_AV inactive th(CS) tw(RD) Hold time, RD change to first CS invalid MAX 0 Pulse duration, RD active * DALLAS, TEXAS 75265 UNIT ns 10 12 Hold time, first CS invalid to data invalid POST OFFICE BOX 655303 TYP ns ns 5 ns 5 ns 10 ns 23 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 interfacing the THS10082 to the TMS320C54x using I/O strobe (continued) write timing (using WR, WR-controlled) Figure 14 shows the write-timing behavior when the WR(R/W) input is programmed as a write input WR only. The input RD acts as the read input in this configuration. This timing is called WR-controlled because WR is the last external signal of CS0, CS1, and WR which becomes valid. CS0 CS1 tsu(CS) th(CS) tw(WR) WR 10% 10% IIIII IIIII RD tsu IIII IIII th 90% 90% D(0-9) DATA_AV IIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIII Figure 14. Write Timing Diagram Using WR (WR-controlled) write timing parameter using WR (WR-controlled) PARAMETER MIN TYP MAX UNIT tsu(CS) tsu Setup time, CS stable to last WR valid 0 ns Setup time, data valid to first WR invalid 5 ns th th(CS) Hold time, WR invalid to data invalid 2 ns Hold time, WR invalid to CS change 5 ns tw(WR) Pulse duration, WR active 10 ns 24 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 interfacing the THS10082 to the TMS320C6201 DSP The following application circuit shows an interface of the THS10082 to the TMS320C6201. The read (using RD, RD-controlled) and write timings (using WR, WR-controlled) shown before are valid for this specific interface. THS10082-1 TMS320C6201 CS0 CS1 RD WR DATA_AV DATA CONV_CLK CE1 EA20 ARE AWE EXT_INT6 DATA TOUT1 TOUT2 EA21 EXT_INT7 THS10082-2 CS0 CS1 RD WR DATA_AV DATA CONV_CLK analog input configuration and reference voltage The THS10082 features two analog input channels. These can be configured for either single-ended or differential operation. Best performance is achieved in differential mode. Figure 15 shows a simplified model, where a single-ended configuration for channel AINP is selected. The reference voltages for the ADC itself are VREFP and VREFM (either internal or external reference voltage). The analog input voltage range goes from VREFM to VREFP. This means that VREFM defines the minimum voltage, which can be applied to the ADC. VREFP defines the maximum voltage, which can be applied to the ADC. The internal reference source provides the voltage VREFM of 1.5 V and the voltage VREFP of 3.5 V. The resulting analog input voltage swing of 2 V can be expressed by: V REFM v AINP v VREFP (1) VREFP AINP 10-Bit ADC VREFM Figure 15. Single-Ended Input Stage POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 25 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 analog input configuration and reference voltage (continued) A differential operation is desired for many applications. Figure 16 shows a simplified model for the analog inputs AINM and AINP, which are configured for differential operation. This configuration has a few advantages, which are discussed in the following paragraphs. VREFP AINP + VADC 10-Bit ADC - AINM VREFM Figure 16. Differential Input Stage In comparison to the single-ended configuration it can be seen that the voltage, VADC, which is applied at the input of the ADC is the difference between the input AINP and AINM. This means that VREFM defines the minimum voltage (VADC) which can be applied to the ADC. VREFP defines the maximum voltage (VADC) which can be applied to the ADC. The voltage VADC can be calculated as follows: V ADC + ABS(AINP-AINM) (2) An advantage to single-ended operation is that the common-mode voltage V CM + AINM )2 AINP (3) can be rejected in the differential configuration, if the following condition for the analog input voltages is true: v AINM, AINP v AVDD 1 VvV v4 V CM AGND (4) (5) In addition to the common-mode voltage rejection, the differential operation allows a dc-offset rejection which is common to both analog inputs. See also Figure 20. single-ended mode of operation The THS10082 can be configured for single-ended operation using dc or ac coupling. In either case, the input of the THS10082 must be driven from an operational amplifier that does not degrade the ADC performance. Because the THS10082 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply with its input requirements. This can be achieved with dc and ac coupling. An application example is shown for dc-coupled level shifting in the following section, dc coupling. 26 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 dc coupling An operational amplifier can be configured to shift the signal level according to the analog input voltage range of the THS10082. The analog input voltage range of the THS10082 goes from 1.5 V to 3.5 V. An op-amp specified for 5-V single supply can be used as shown in Figure 17. Figure 17 shows an application example where the analog input signal in the range from -1 V up to 1 V is shifted by an op-amp to the analog input range of the THS10082 (1.5 V to 3.5 V). The op-amp is configured as an inverting amplifier with a gain of -1. The required dc voltage of 1.25 V at the noninverting input is derived from the 2.5-V output reference REFOUT of the THS10082 by using a resistor divider. Therefore, the op-amp output voltage is centered at 2.5 V. The use of ratio matched, thin-film resistor networks minimizes gain and offset errors. R 3.5 V 2.5 V 1.5 V 5V 1V 0V R _ THS10082 RS AINP -1 V 1.25 V + REFIN REFOUT R R Figure 17. Level-Shift for DC-Coupled Input differential mode of operation For the differential mode of operation, a conversion from single-ended to differential is required. A conversion to differential signals can be achieved by using an RF-transformer, which provides a center tap. Best performance is achieved in differential mode. Mini Circuits T4-1 49.9 THS10082 R AINP C 200 R AINM C REFOUT Figure 18. Transformer Coupled Input POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 27 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS TOTAL HARMONIC DISTORTION vs SAMPLING FREQUENCY (SINGLE-ENDED) SIGNAL-TO-NOISE AND DISTORTION vs SAMPLING FREQUENCY (SINGLE-ENDED) 65 SINAD - Signal-to-Noise and Distortion - dB THD - Total Harmonic Distortion - dB 80 75 70 65 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 60 55 50 45 40 60 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 55 50 45 40 0 1 2 3 4 5 6 7 8 9 0 1 fs - Sampling Frequency - MHz 2 Figure 19 5 6 7 8 9 SIGNAL-TO-NOISE vs SAMPLING FREQUENCY (SINGLE-ENDED) 65 90 85 80 SNR - Signal-to-Noise - dB SFDR - Spurious Free Dynamic Range - dB 4 Figure 20 SPURIOUS FREE DYNAMIC RANGE vs SAMPLING FREQUENCY (SINGLE-ENDED) 75 70 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 65 60 55 60 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 55 50 45 50 45 40 40 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 Figure 21 Figure 22 POST OFFICE BOX 655303 6 7 fs - Sampling Frequency - MHz fs - Sampling Frequency - MHz 28 3 fs - Sampling Frequency - MHz * DALLAS, TEXAS 75265 8 9 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS TOTAL HARMONIC DISTORTION vs SAMPLING FREQUENCY (DIFFERENTIAL) SIGNAL-TO-NOISE AND DISTORTION vs SAMPLING FREQUENCY (DIFFERENTIAL) 85 SINAD - Signal-to-Noise and Distortion - dB 65 THD - Total Harmonic Distortion - dB 80 75 70 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 65 60 55 50 45 40 60 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 55 50 45 40 0 1 2 3 4 5 6 7 8 9 0 1 2 fs - Sampling Frequency - MHz Figure 23 4 5 6 7 8 9 Figure 24 SIGNAL-TO-NOISE vs SAMPLING FREQUENCY (DIFFERENTIAL) SPURIOUS FREE DYNAMIC RANGE vs SAMPLING FREQUENCY (DIFFERENTIAL) 65 90 85 80 SNR - Signal-to-Noise - dB SFDR - Spurious Free Dynamic Range - dB 3 fs - Sampling Frequency - MHz 75 70 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 65 60 55 60 55 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 50 45 50 45 40 40 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 fs - Sampling Frequency - MHz fs - Sampling Frequency - MHz Figure 25 Figure 26 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 29 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS SIGNAL-TO-NOISE AND DISTORTION vs INPUT FREQUENCY (DIFFERENTIAL) TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY (DIFFERENTIAL) 65 SINAD - Signal-to-Noise and Distortion - dB THD - Total Harmonic Distortion -dB 80 75 70 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 800 MSPS, AIN = -1 dB FS 65 60 55 50 45 60 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 55 50 45 40 40 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 0 4.0 0.5 fi - Input Frequency - MHz 1.0 1.5 Figure 28 SPURIOUS FREE DYNAMIC RANGE vs INPUT FREQUENCY (DIFFERENTIAL) SFDR - Spurious Free Dynamic Range - dB 90 85 80 75 70 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 65 60 55 50 45 40 0 2.5 fi - Input Frequency - MHz Figure 27 0.5 1.0 1.5 2.0 2.5 3.0 fi - Input Frequency - MHz Figure 29 30 2.0 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3.5 4.0 3.0 3.5 4.0 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS SIGNAL-TO-NOISE vs INPUT FREQUENCY (DIFFERENTIAL) TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY (SINGLE-ENDED) 65 80 THD - Total Harmonic Distortion - dB 75 SNR - Signal-to-Noise - dB 60 55 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 50 45 40 70 65 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 60 55 50 45 40 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 0 0.5 1.0 fi - Input Frequency - MHz 2.0 2.5 3.0 3.5 4.0 Figure 31 Figure 30 SIGNAL-TO-NOISE AND DISTORTION vs INPUT FREQUENCY (SINGLE-ENDED) SPURIOUS FREE DYNAMIC RANGE vs INPUT FREQUENCY (SINGLE-ENDED) 65 90 SFDR - Spurious Free Dynamic Range - dB SINAD - Signal-to-Noise and Distortion - dB 1.5 fi - Input Frequency - MHz 60 55 AVDD = 5 V, DVDD = BVDD = 3 V, fs= 8 MSPS, AIN = -1 dB FS 50 45 40 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 85 80 75 70 65 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 60 55 50 45 40 0 0.5 fi - Input Frequency - MHz 1.0 1.5 2.0 2.5 3.0 3.5 4.0 fi - Input Frequency - MHz Figure 33 Figure 32 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 31 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS SIGNAL-TO-NOISE vs INPUT FREQUENCY (DIFFERENTIAL) EFFECTIVE NUMBER OF BITS vs SAMPLING FREQUENCY (SINGLE-ENDED) 11.0 ENOB - Effective Number of Bits - Bits SNR - Signal-to-Noise - dB 65 60 55 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 50 45 40 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 10.5 10.0 9.5 9.0 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 8.5 8.0 7.5 7.0 6.5 6 4.0 0 1 fi - Input Frequency - MHz 2 11.0 11.0 10.5 10.5 ENOB - Effective Number of Bits - dB ENOB - Effective Number of Bits - dB 6 7 8 9 EFFECTIVE NUMBER OF BITS vs INPUT FREQUENCY (SINGLE-ENDED) 10.0 9.5 9.0 AVDD = 5 V, DVDD = BVDD = 3 V, fIN = 500 kHz, AIN = -1 dB FS 7.5 7.0 6.5 10.0 9.5 9.0 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 8.5 8.0 7.5 7.0 6.5 6 6 0 1 2 3 4 5 6 7 8 9 0 0.5 1.0 1.5 2.0 Figure 37 Figure 36 POST OFFICE BOX 655303 2.5 3.0 fi - Input Frequency - MHz fs - Sampling Frequency - MHz 32 5 Figure 35 EFFECTIVE NUMBER OF BITS vs SAMPLING RATE (DIFFERENTIAL) 8.0 4 fs - Sampling Frequency - MHz Figure 34 8.5 3 * DALLAS, TEXAS 75265 3.5 4.0 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS EFFECTIVE NUMBER OF BITS vs INPUT FREQUENCY (DIFFERENTIAL) 11.0 ENOB - Effective Number of Bits - dB 10.5 10.0 9.5 9.0 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS 8.5 8.0 7.5 7.0 6.5 6 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 fi - Input Frequency - MHz Figure 38 GAIN vs INPUT FREQUENCY (SINGLE-ENDED) 5 0 G - Gain - dB -5 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS, AIN = -1 dB FS -10 -15 -20 -25 -30 0 20 40 60 80 100 120 fi - Input Frequency - MHz Figure 39 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 33 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS DNL - Differential Nonlinearity - LSB DIFFERENTIAL NONLINEARITY vs ADC CODE 1.0 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS 0.8 0.6 0.4 0.2 -0.0 -0.2 -0.4 -0.6 -0.8 -1 0 256 512 768 1024 Code Figure 40 INL - Integral Nonlinearity - LSB INTEGRAL NONLINEARITY vs ADC CODE 1.0 0.8 0.6 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MSPS 0.4 0.2 -0.0 -0.2 -0.4 -0.6 -0.8 -1 0 256 512 Code Figure 41 34 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 768 1024 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 TYPICAL CHARACTERISTICS FAST FOURIER TRANSFORM (4096 Points) (SINGLE-ENDED) vs FREQUENCY 0 Magnitude - dB -20 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MHz, AIN = -1 dB FS, fIN = 1.25 MHz -40 -60 -80 -100 -120 -140 0 500000 1000000 1500000 2000000 2500000 3000000 3500000 4000000 f - Frequency - Hz Figure 42 FAST FOURIER TRANSFORM (4096 Points) (DIFFERENTIAL) vs FREQUENCY 0 Magnitude - dB -20 AVDD = 5 V, DVDD = BVDD = 3 V, fs = 8 MHz, AIN = -0.5 dB FS, fIN = 1.25 MHz -40 -60 -80 -100 -120 -140 0 500000 1000000 1500000 2000000 2500000 3000000 3500000 4000000 f - Frequency - Hz Figure 43 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 35 THS10082 10-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER SLAS254A - MAY 2000 - REVISED JUNE 2000 MECHANICAL DATA DA (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 38 PINS SHOWN 0,30 0,19 0,65 38 0,13 M 20 6,20 NOM 8,40 7,80 0,15 NOM Gage Plane 1 19 0,25 A 0- 8 0,75 0,50 Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,10 28 30 32 38 A MAX 9,80 11,10 11,10 12,60 A MIN 9,60 10,90 10,90 12,40 DIM 4040066 / D 11/98 NOTES: A. B. C. D. 36 All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion. Falls within JEDEC MO-153 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated