Three-Terminal Adjustable
Output Positive Voltage
Regulator
The LM317L is an adjustable 3–terminal positive voltage regulator
capable of supplying in excess of 100 mA over an output voltage range
of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use
and requires only two external resistors to set the output voltage.
Further, it employs internal current limiting, thermal shutdown and
safe area compensation, making them essentially blow–out proof.
The LM317L serves a wide variety of applications including local,
on card regulation. This device can also be used to make a
programmable output regulator, or by connecting a fixed resistor
between the adjustment and output, the LM317L can be used as a
precision current regulator.
Output Current in Excess of 100 mA
Output Adjustable Between 1.2 V and 37 V
Internal Thermal Overload Protection
Internal Short Circuit Current Limiting
Output Transistor Safe–Area Compensation
Floating Operation for High Voltage Applications
Standard 3–Lead Transistor Package
Eliminates Stocking Many Fixed Voltages
Simplified Application
* Cin is required if regulator is located an appreciable
** distance from power supply filter.
** CO is not needed for stability, however,
** it does improve transient response.
Since IAdj is controlled to less than 100 µA, the error
associated with this term is negligible in most applications.
LM317L
Vin Vout
R1
240
R2
Adjust
IAdj
Cin*
0.1µF
+CO**
1.0µF
Vout 1.25V1R2
R1IAdjR2
ON Semiconductor
LM317L
SEMICONDUCTOR
TECHNICAL DATA
LOW CURRENT
THREE–TERMINAL
ADJUSTABLE POSITIVE
VOLTAGE REGULATOR
ORDERING INFORMATION
Z SUFFIX
PLASTIC PACKAGE
CASE 29
Pin 1. Adjust
2. Vout
3. Vin 3
12
D SUFFIX
PLASTIC PACKAGE
CASE 751
(SOP–8*)
1
8
Pin 1. Vin
2. Vout
3. Vout
4. Adjust
5. N.C.
6. Vout
7. Vout
8. N.C.
*SOP–8 is a n internally modified SO–8 package.
Pins 2, 3, 6 and 7 are electrically common to the
die attach flag. This internal lead frame modifi-
cation decreases package thermal resistance
and increases power dissipation capability
when appropriately mounted on a printed circuit
board. SOP–8 conforms to all external dimen-
sions of the standard SO–8 package.
Operating
Temperature Range
Device Package
LM317LD
LM317LZ
LM317LBZ
SOP–8
Plastic
Plastic
TJ = –40° to +125°C
TJ = 0° to +125°C
LM317LBD SOP–8
Semiconductor Components Industries, LLC, 2001
March, 2001 – Rev. 2 1Publication Order Number:
LM317L/D
LM317L
http://onsemi.com
2
MAXIMUM RATINGS
Rating Symbol Value Unit
Input–Output Voltage Differential VI–VO40 Vdc
Power Dissipation PDInternally Limited W
Operating Junction Temperature Range TJ–40 to +125 °C
Storage Temperature Range Tstg –65 to +150 °C
ELECTRICAL CHARACTERISTICS (VI–VO = 5.0 V; IO = 40 mA; T J = Tlow to Thigh [Note 1]; Imax and Pmax [Note 2];
unless otherwise noted.)
LM317L, LB
Characteristics Figure Symbol Min Typ Max Unit
Line Regulation (Note 3)
TA = 25°C, 3.0 V VI – VO 40 V 1 Regline 0.01 0.04 %/V
Load Regulation (Note 3), TA = 25°C
10 mA IO Imax – LM317L
VO 5.0 V
VO 5.0 V
2 Regload
5.0
0.1 25
0.5 mV
% VO
Adjustment Pin Current 3 IAdj 50 100 µA
Adjustment Pin Current Change
2.5 V VI – VO 40 V, PD Pmax
10 mA IO Imax – LM317L
1, 2 IAdj 0.2 5.0 µA
Reference Voltage
3.0 V VI – VO 40 V, PD Pmax
10 mA IO Imax – LM317L
3 Vref 1.20 1.25 1.30 V
Line Regulation (Note 3)
3.0 V VI – VO 40 V 1 Regline 0.02 0.07 %/V
Load Regulation (Note 3)
10 mA IO Imax – LM317L
VO 5.0 V
VO 5.0 V
2 Regload
20
0.3 70
1.5 mV
% VO
Temperature Stability (Tlow TJ Thigh) 3 TS 0.7 % VO
Minimum Load Current to Maintain Regulation (VI – VO = 40 V) 3 ILmin 3.5 10 mA
Maximum Output Current
VI – VO 6.25 V, PD Pmax, Z Package
VI – VO 40 V, PD Pmax, TA = 25°C, Z Package
3 Imax 100
200
20
mA
RMS Noise, % of VO
TA = 25°C, 10 Hz f 10 kHz N 0.003 % VO
Ripple Rejection (Note 4)
VO = 1.2 V, f = 120 Hz
CAdj = 10 µF, VO = 10.0 V
4 RR 60
80
80
dB
Long Term Stability, TJ = Thigh (Note 5)
TA = 25°C for Endpoint Measurements 3 S 0.3 1.0 %/1.0 k
Hrs.
Thermal Resistance, Junction–to–Case
Z Package RθJC 83 °C/W
Thermal Resistance, Junction–to–Air
Z Package RθJA 160 °C/W
NOTES: 1.Tlow to Thigh = 0° to +125°C for LM317L –40° to +125°C for LM317LB
2.Imax = 100 mA Pmax = 625 mW
3.Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately.
Pulse testing with low duty cycle is used.
4.CAdj, when used, is connected between the adjustment pin and ground.
5.Since Long–Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability
from lot to lot.
LM317L
http://onsemi.com
3
Representative Schematic Diagram
18k
6.8V
6.8V
350
300 300 300 3.0k 30
0
70
200
k
2.560
5
0
130
8.67k 500
40
0
2.4k
12.8k
Vout
5.1k
6.3V 2.0k 6.0k
Adjust
Vin
180 180 10
pF 10
pF
*Pulse Testing Required:
1% Duty Cycle is suggested.
Line Regulation (%/V) = VOH - VOL x 100
*
VCC
VIH
VIL Vin Vout
VOH
VOL
RL
+
1µFCO
240
1%
R1
Adjust
R2
1
%
Cin 0.1µF
LM317L
IAdj
Figure 1. Line Regulation and IAdj/Line Test Circuit
VOL
LM317L
http://onsemi.com
4
*Pulse Testing Required:
1% Duty Cycle is suggested.
Load Regulation (mV) = VO (min Load) -VO (max Load)
Load Regulation (% VO) = VO (min Load) - VO (max Load) X
100 VO (min Load)
VO (max Load)
LM317L
Cin 0.1µF
Adjust
R2
1%
CO1.0µF
+
*
RL
(max Load) RL
(min Load)
Vout
R1
240
1%
Vin*V
in
IAdj
IL
Figure 2. Load Regulation and IAdj/Load Test Circuit
VO (min Load)
Pulse Testing Required:
1% Duty Cycle is suggested.
LM317L
Vin Vout
Adjust
R1240
1%
+
1µFCO
RL
Cin
R2
1%
To Calculate R2:
Vout = ISET R2 + 1.250 V
Assume ISET = 5.25 mA
IL
IAdj
ISET
Vref
VO
VI0.1µF
Figure 3. Standard Test Circuit
LM317L
Vin Vout Vout = 1.25 V
RL
Cin 0.1µF
Adjust R1240
1%
D1 *
1N4002
CO
+
1µF
14.30V
4.30V
R21.65K
1% ** 10µF
+
*D1 Discharges CAd
j
if Output is Shorted to Ground.
f = 120 Hz
VO
**CAd
j
provides an AC ground to the adjust pin.
Figure 4. Ripple Rejection Test Circuit
LM317L
http://onsemi.com
5
IB, QUIESCENT CURRENT (mA)
Vin-Vout, INPUT-OUTPUT VOLTAGE
DIFFERENTIAL (V)
IO, OUTPUT CURRENT (A)
Figure 5. Load Regulation Figure 6. Ripple Rejection
Figure 7. Current Limit Figure 8. Dropout Voltage
Figure 9. Minimum Operating Current Figure 10. Ripple Rejection versus Frequency
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1.0 -50 -25 0 25 50 75 100 125 150
Vout
TJ, JUNCTION TEMPERATURE (°C)
, OUTPUT VOLTAGE CHANGE (%)
Vin = 45 V
Vout = 5.0 V
IL = 5.0 mA to 40 mA
Vin = 10 V
Vout = 5.0 V
IL = 5.0 mA to 100 mA
80
70
60
50
RR, RIPPLE REJECTION (dB)
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
IL = 40 mA
f = 120 Hz
Vout = 10 V
Vin = 14 V to 24 V
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
2.5
2.0
1.5
1.0
0.5
IL = 5.0 mA
IL = 100 mA
0.50
0.40
0.30
0.20
0.10
00 1020304050
Vin-Vout, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (V)
TJ = 25°C
TJ = 150°C
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
010203040
Vin-Vout, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (V)
TJ = 55°C
TJ = 25°C
TJ = 150°C
100
90
80
70
60
50
40
30
20
10
10 100 1.0 k 10 k 100 k 1.0 M
f, FREQUENCY (Hz)
RR, RIPPLE REJECTION (dB)
IL = 40 mA
Vin = 5.0 V ± 1.0 VPP
Vout = 1.25 V
LM317L
http://onsemi.com
6
Vout , OUTPUT VOLTAGE
DEVIATION (V)
Vout , OUTPUT VOLTAGE
DEVIATION (V)
Vin, INPUT VOLTAGE
CHANGE (V)
NOISE VOLTAGE ( V)µ
Vout , OUTPUT VOLTAGE CHANGE (%)
IAdj, ADJUSTMENT PIN CURRENT ( A)µ
CL = 0.3 µF; CAdj = 10 µF
Figure 11. Temperature Stability Figure 12. Adjustment Pin Current
Figure 13. Line Regulation Figure 14. Output Noise
Figure 15. Line Transient Response Figure 16. Load Transient Response
1.5
1.0
0.5
0
-0.5
-1.0
-1.5
1.0
0.5
00 10203040
t, TIME (µs)
CL = 1 µF
CL = 0
Vin
Vout = 1.25 V
IL = 20 mA
TJ = 25°C
0.3
0.2
0.1
0
-0.1
-0.2
100
50
0010203040
t, TIME (µs)
I
CURRENT (mA)
L, LOAD
CL = 1 µF; CAdj = 10 µF
Vin = 15 V
Vout = 10 V
INL = 50 mA
TJ = 25°C
IL
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
1.260
1.250
1.240
1.230
1.220
ref
V , REFERENCE VOLTAGE (V)
Vin = 4.2 V
Vout = Vref
IL = 5.0 mA
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
80
70
65
60
55
50
45
40
35
Vin = 6.25 V
Vout = Vref
IL = 10 mA
IL = 100 mA
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1.0
Vin = 4.25 V to 41.25 V
Vout = Vref
IL = 5 mA
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
10
8.0
6.0
4.0
Bandwidth 100 Hz to 10 kHz
-0.3
LM317L
http://onsemi.com
7
APPLICATIONS INFORMATION
Basic Circuit Operation
The LM317L is a 3–terminal floating regulator. In
operation, the LM317L develops and maintains a nominal
1.25 V reference (Vref) between its output and adjustment
terminals. This reference voltage is converted to a
programming current (IPROG) by R1 (see Figure 13), and this
constant current flows through R2 to ground. The regulated
output voltage is given by:
Vout = Vref (1 + ) + IAdj R2
R2
R1
Since the current from the adjustment terminal (IAdj)
represents an error term in the equation, the LM317L was
designed to control IAdj to less than 100 µA and keep it
constant. To do this, all quiescent operating current is
returned to the output terminal. This imposes the
requirement for a minimum load current. If the load current
is less than this minimum, the output voltage will rise.
Since the LM317L is a floating regulator, it is only the
voltage differential across the circuit which is important to
performance, and operation at high voltages with respect to
ground is possible.
+
Vref
Adjust
Vin Vout
LM317L
R1
IPROG
Vout
R2
IAdj
Vref = 1.25 V Typical
Figure 17. Basic Circuit Configuration
Load Regulation
The LM317L is capable of providing extremely good load
regulation, but a few precautions are needed to obtain
maximum performance. For best performance, the
programming resistor (R1) should be connected as close to
the regulator as possible to minimize line drops which
effectively appear in series with the reference, thereby
degrading regulation. The ground end of R2 can be returned
near the load ground to provide remote ground sensing and
improve load regulation.
External Capacitors
A 0.1 µF disc or 1.0 µF tantalum input bypass capacitor
(Cin) is recommended to reduce the sensitivity to input line
impedance.
The adjustment terminal may be bypassed to ground to
improve ripple rejection. This capacitor (CAdj) prevents
ripple from being amplified as the output voltage is
increased. A 10 µF capacitor should improve ripple
rejection about 15 dB at 120 Hz in a 10 V application.
Although the LM317L is stable with no output
capacitance, like any feedback circuit, certain values of
external capacitance can cause excessive ringing. An output
capacitance (CO) in the form of a 1.0 µF tantalum or 25 µF
aluminum electrolytic capacitor on the output swamps this
effect and insures stability.
Protection Diodes
When external capacitors are used with any IC regulator
it is sometimes necessary to add protection diodes to prevent
the capacitors from discharging through low current points
into the regulator.
Figure 14 shows the LM317L with the recommended
protection diodes for output voltages in excess of 25 V or
high capacitance values ( CO > 10 µF, CAdj > 5.0 µF). Diode
D1 prevents CO from discharging thru the IC during an input
short circuit. Diode D2 protects against capacitor CAdj
discharging through the IC during an output short circuit.
The combination of diodes D1 and D2 prevents CAdj from
discharging through the IC during an input short circuit.
D1
Vin
Cin
1N4002
LM317L
Vout
R1
+
CO
D2
R2CAdj
1N4002
Adjust
Figure 18. Voltage Regulator with
Protection Diodes
LM317L
http://onsemi.com
8
Figure 19. Adjustable Current Limiter Figure 20. 5 V Electronic Shutdown Regulator
Figure 21. Slow Turn–On Regulator Figure 22. Current Regulator
Vref
+25V
Vin
LM317L
Vout R1VO
1.25k
Adjust
IO
D2
1N914
1N5314
R2
500
* To provide current limiting of IO
to the system ground, the source of
the current limiting diode must be tied to
a negative voltage below - 7.25 V.
R2 Vref
R1 =
VSS*
D1
1N914
VO < POV + 1.25 V + VSS
ILmin - IP < IO < 100 mA - IP
As shown O < IO < 95 mA
+
10µF
Vin Vout
240 1N4002
LM317L
Adjust
MPS2907
R2
50k
Vin
D1
1N4002
Vout
120
Adjust
720
+
1.0µF
MPS2222
1.0k
TTL
Control
LM317L
Minimum Vout = 1.25 V
D1 protects the device during an input short circuit.
LM317L
Vin R1R2
Adjust IAdj
Iout
Ioutmax = Vref + IAdj
5.0 mA < Iout < 100 mA
Vout
1.25 V
Ioutmax = Vref + IAdj 1.25 V
IDSS
IOmax + IDSS
R1
R1 + R2
R1
R1 + R2
LM317L
http://onsemi.com
9
PACKAGE DIMENSIONS
Z SUFFIX
PLASTIC PACKAGE
CASE 29–11
ISSUE AL
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R
IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND
BEYOND DIMENSION K MINIMUM.
R
A
P
J
L
B
K
G
H
SECTION X–X
C
V
D
N
N
XX
SEATING
PLANE DIM MIN MAX MIN MAX
MILLIMETERSINCHES
A0.175 0.205 4.45 5.20
B0.170 0.210 4.32 5.33
C0.125 0.165 3.18 4.19
D0.016 0.021 0.407 0.533
G0.045 0.055 1.15 1.39
H0.095 0.105 2.42 2.66
J0.015 0.020 0.39 0.50
K0.500 --- 12.70 ---
L0.250 --- 6.35 ---
N0.080 0.105 2.04 2.66
P--- 0.100 --- 2.54
R0.115 --- 2.93 ---
V0.135 --- 3.43 ---
1
D SUFFIX
PLASTIC PACKAGE
CASE 751–07
(SOP–8)
ISSUE W
SEATING
PLANE
1
4
58
N
J
X 45
K
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN
EXCESS OF THE D DIMENSION AT MAXIMUM
MATERIAL CONDITION.
A
BS
D
H
C
0.10 (0.004)
DIM
A
MIN MAX MIN MAX
INCHES
4.80 5.00 0.189 0.197
MILLIMETERS
B3.80 4.00 0.150 0.157
C1.35 1.75 0.053 0.069
D0.33 0.51 0.013 0.020
G1.27 BSC 0.050 BSC
H0.10 0.25 0.004 0.010
J0.19 0.25 0.007 0.010
K0.40 1.27 0.016 0.050
M0 8 0 8
N0.25 0.50 0.010 0.020
S5.80 6.20 0.228 0.244
–X–
–Y–
G
M
Y
M
0.25 (0.010)
–Z–
Y
M
0.25 (0.010) Z SXS
M

LM317L
http://onsemi.com
10
Notes
LM317L
http://onsemi.com
11
Notes
LM317L
http://onsemi.com
12
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com
Toll–Free from Mexico: Dial 01–800–288–2872 for Access –
then Dial 866–297–9322
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong T ime)
Toll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
LM317L/D
NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com
French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit–french@hibbertco.com
English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, UK, Ireland