

74AHC123A; 74AHCT123A

Dual retriggerable monostable multivibrator with reset

Rev. 02 — 18 January 2008

Product data sheet

1. General description

The 74AHC123A; 74AHCT123A are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC123A; 74AHCT123A are dual retriggerable monostable multivibrators with output pulse width control by three methods. The basic pulse time is programmed by selection of an external resistor (R_{EXT}) and capacitor (C_{EXT}). The external resistor and capacitor are normally connected as shown in [Figure 11](#).

Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input ($n\bar{A}$) or the active HIGH-going edge input (nB). By repeating this process, the output pulse period ($nQ = \text{HIGH}$, $n\bar{Q} = \text{LOW}$) can be made as long as desired. Alternatively an output delay can be terminated at any time by a LOW-going edge on input $n\bar{RD}$, which also inhibits the triggering.

An internal connection from $n\bar{RD}$ to the input gate makes it possible to trigger the circuit by a positive-going signal at input $n\bar{RD}$ as shown in [Table 3](#), [Figure 8](#) and [Figure 9](#) illustrate pulse control by retriggering and early reset. The basic output pulse width is essentially determined by the value of the external timing components R_{EXT} and C_{EXT} . When $C_{EXT} \geq 10 \text{ nF}$, the typical output pulse width is defined as: $t_W = R_{EXT} \times C_{EXT}$ where $t_W = \text{pulse width in ns}$; $R_{EXT} = \text{external resistor in k}\Omega$; $C_{EXT} = \text{external capacitor in pF}$. Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall times. The 74AHC123A; 74AHCT123A is identical to the 74AHC423; 74AHCT423 but can be triggered via the reset input.

2. Features


- All inputs have a Schmitt-trigger action
- Inputs accept voltages higher than V_{CC}
- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100 % duty factor
- Direct reset terminates output pulse
- For 74AHC123A only: operates with CMOS input levels
- For 74AHCT123A only: operates with TTL input levels
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from $-40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ and from $-40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$

3. Ordering information

Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74AHC123AD 74AHCT123AD	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74AHC123APW 74AHCT123APW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74AHC123ABQ 74AHCT123ABQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1

4. Functional diagram







Fig 3. Functional diagram




001aae524

For minimum noise generation it is recommended to ground pins 6 (2CEXT) and 14 (1CEXT) externally to pin 8 (GND).

Fig 4. Functional diagram

5. Pinning information

5.1 Pinning









5.2 Pin description

Table 2. Pin description


Symbol	Pin	Description
1 \bar{A}	1	negative-edge triggered input 1
1B	2	positive-edge triggered input 1
1 $\bar{R}D$	3	direct reset LOW and positive-edge triggered input 1
1 \bar{Q}	4	active LOW output 1
2Q	5	active HIGH output 2
2CEXT	6	external capacitor connection 2
2REXT/CEXT	7	external resistor and capacitor connection 2
GND	8	ground (0 V)
2 \bar{A}	9	negative-edge triggered input 2
2B	10	positive-edge triggered input 2
2 $\bar{R}D$	11	direct reset LOW and positive-edge triggered input 2
2 \bar{Q}	12	active LOW output 2
1Q	13	active HIGH output 1
1CEXT	14	external capacitor connection 1
1REXT/CEXT	15	external resistor and capacitor connection 1
V _{CC}	16	supply voltage


6. Functional description

Table 3. Function table^[1]

Input			Output	
nRD	nA	nB	nQ	nQ
L	X	X	L	H
X	H	X	L ^[2]	H ^[2]
X	X	L	L ^[2]	H ^[2]
H	L	↑		
H	↓	H		
↑	L	H		

- [1] H = HIGH voltage level;
 L = LOW voltage level;
 X = don't care;
 ↑ = LOW-to-HIGH transition;
 ↓ = HIGH-to-LOW transition;

 = one HIGH level output pulse;

 = one LOW level output pulse.

- [2] If the monostable multivibrator was triggered before this condition was established, the pulse will continue as programmed.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
V _I	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	^[1] -20	-	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V	^[1] -	±20	mA
I _O	output current	V _O = -0.5 V to (V _{CC} + 0.5 V)	-	±25	mA
I _{CC}	supply current		-	75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C			
	SO16 package		^[2] -	500	mW
	TSSOP16 package		^[3] -	500	mW
	DHVQFN16 package		^[4] -	500	mW

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 [2] P_{tot} derates linearly with 8 mW/K above 70 °C.
 [3] P_{tot} derates linearly with 5.5 mW/K above 60 °C.
 [4] P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AHC123A			74AHCT123A			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
V _I	input voltage		0	-	5.5	0	-	5.5	V
V _O	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 3.3 V ± 0.3 V	-	-	100	-	-	-	ns/V
		V _{CC} = 5.0 V ± 0.5 V	-	-	20	-	-	20	ns/V

9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Typ	Max	Min	Max	Min	Max		
74AHC123A											
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V	
		V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V	
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V	
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V	
		V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V	
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V	
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}									
		I _O = -50 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V	
		I _O = -50 μA; V _{CC} = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V	
		I _O = -50 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V	
		I _O = -4.0 mA; V _{CC} = 3.0 V	2.58	-	-	2.48	-	2.40	-	V	
I _O = -8.0 mA; V _{CC} = 4.5 V	3.94	-	-	3.8	-	3.70	-	V			
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}									
		I _O = 50 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 50 μA; V _{CC} = 3.0 V	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 50 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.36	-	0.44	-	0.55	V	
I _O = 8.0 mA; V _{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V			
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V									
		nREXT/CEXT	[1]	-	-	±0.25	-	±2.5	-	±10.0	μA
		pin nĀ, nB, nRD	-	-	±0.1	-	±1.0	-	±2.0	μA	

Table 6. Static characteristics ...continued
 Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Typ	Max	Min	Max	Min	Max		
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	4.0	-	40	-	80	μA	
		active state (per circuit); V _I = V _{CC} or GND	[1]								
		V _{CC} = 3.0 V	-	160	250	-	280	-	280	μA	
		V _{CC} = 4.5 V	-	380	500	-	650	-	650	μA	
		V _{CC} = 5.5 V	-	560	750	-	975	-	975	μA	
C _I	input capacitance		-	5.0	10	-	10	-	10	pF	
C _O	output capacitance		-	4.0	-	-	-	-	-	pF	
74AHCT123A											
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V	
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V	
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V									
		I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V	
		I _O = -8.0 mA	3.94	-	-	3.8	-	3.70	-	V	
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V									
		I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V	
I _I	input leakage current	nREXT/CEXT; V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	[1]								
		pin n \bar{A} , nB, n \bar{R} D; V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±0.1	-	±1.0	-	±2.0	μA	
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	4.0	-	40	-	80	μA	
		active state (per circuit); V _I = V _{CC} or GND	[1]								
		V _{CC} = 4.5 V	-	380	500	-	650	-	650	μA	
		V _{CC} = 5.5 V	-	560	750	-	975	-	975	μA	
C _I	input capacitance		-	3	10	-	10	-	10	pF	
C _O	output capacitance		-	4.0	-	-	-	-	-	pF	

[1] Voltage on nREXT/CEXT = 0.5 × V_{CC} and pin REXT/CEXT in OFF-state during test.

10. Dynamic characteristics

Table 7. Dynamic characteristics

$GND = 0\text{ V}$; For test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit		
			Min	Typ ^[1]	Max	Min	Max	Min	Max			
74AHC123A												
t_{pd}	propagation delay	$n\bar{A}$ and nB to nQ and $n\bar{Q}$; see Figure 7	[2]	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$								
				$C_L = 15\text{ pF}$	-	7.4	20.6	1.0	24.0	1.0	26.0	ns
				$C_L = 50\text{ pF}$	-	10.5	24.1	1.0	27.5	1.0	30.0	ns
				$V_{CC} = 4.5\text{ V to }5.5\text{ V}$								
				$C_L = 15\text{ pF}$	-	5.1	12.0	1.0	14.0	1.0	15.5	ns
				$C_L = 50\text{ pF}$	-	7.3	14.0	1.0	16.0	1.0	17.5	ns
		$n\bar{RD}$ to nQ and $n\bar{Q}$; see Figure 7	[2]	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$								
				$C_L = 15\text{ pF}$	-	8.2	22.4	1.0	26.0	1.0	28.0	ns
				$C_L = 50\text{ pF}$	-	11.7	25.9	1.0	29.5	1.0	32.0	ns
				$V_{CC} = 4.5\text{ V to }5.5\text{ V}$								
				$C_L = 15\text{ pF}$	-	5.6	12.9	1.0	15.0	1.0	16.5	ns
				$C_L = 50\text{ pF}$	-	8.1	14.9	1.0	17.0	1.0	19.0	ns
		$n\bar{RD}$ to nQ and $n\bar{Q}$ (reset); see Figure 7	[2]	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$								
				$C_L = 15\text{ pF}$	-	6.4	15.8	1.0	18.5	1.0	20.0	ns
				$C_L = 50\text{ pF}$	-	9.2	19.3	1.0	22.0	1.0	24.5	ns
				$V_{CC} = 4.5\text{ V to }5.5\text{ V}$								
				$C_L = 15\text{ pF}$	-	4.4	9.4	1.0	11.0	1.0	12.0	ns
				$C_L = 50\text{ pF}$	-	6.3	11.4	1.0	13.0	1.0	14.5	ns

Table 7. Dynamic characteristics ...continued
GND = 0 V; For test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	Min	Max	
t_W	pulse width	inputs; $n\bar{A}$ = LOW; see Figure 7								
		V_{CC} = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V_{CC} = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
		inputs; nB = HIGH; see Figure 7								
		V_{CC} = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V_{CC} = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
		inputs; $n\bar{RD}$ = LOW; see Figure 7								
		V_{CC} = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V_{CC} = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
		outputs; $n\bar{Q}$ = LOW and nQ = HIGH; C_L = 50 pF; see Figure 7 , Figure 8 , Figure 9 and Figure 10		^[3]						
		C_{EXT} = 28 pF; R_{EXT} = 2 k Ω								
		V_{CC} = 3.0 V to 3.6 V	-	115	240	-	300	-	300	ns
		V_{CC} = 4.5 V to 5.5 V	-	100	200	-	240	-	240	ns
		C_{EXT} = 0.01 μ F; R_{EXT} = 10 k Ω								
V_{CC} = 3.0 V to 3.6 V	90	100	110	90	110	85	115	μ s		
V_{CC} = 4.5 V to 5.5 V	90	100	110	90	110	85	115	μ s		
C_{EXT} = 0.1 μ F; R_{EXT} = 10 k Ω ;										
V_{CC} = 3.0 V to 3.6 V	0.9	1	1.1	0.9	1.1	0.85	1.15	ms		
V_{CC} = 4.5 V to 5.5 V	0.9	1	1.1	0.9	1.1	0.85	1.15	ms		
t_{trig}	retrigger time	$n\bar{A}$ to nB ; C_{EXT} = 100 pF; R_{EXT} = 1 k Ω ; C_L = 50 pF; see Figure 8 and Figure 10								
		V_{CC} = 3.0 V to 3.6 V	-	60	-	-	-	-	ns	
		V_{CC} = 4.5 V to 5.5 V	-	39	-	-	-	-	ns	
		$n\bar{A}$ to nB ; C_{EXT} = 0.01 μ F; R_{EXT} = 1 k Ω ; C_L = 50 pF; see Figure 8 and Figure 10								
		V_{CC} = 3.0 V to 3.6 V	-	1.5	-	-	-	-	μ s	
V_{CC} = 4.5 V to 5.5 V	-	1.2	-	-	-	-	μ s			
C_{PD}	power dissipation capacitance	C_L = 50 pF; f_i = 1 MHz; V_i = GND to V_{CC}	^[4]	-	57	-	-	-	pF	

Table 7. Dynamic characteristics ...continued
GND = 0 V; For test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	Min	Max	
74AHCT123A										
t_{pd}	propagation delay	$n\bar{A}$ and nB to nQ and $n\bar{Q}$; see Figure 7 ^[2]								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$								
		$C_L = 15\text{ pF}$	-	5.0	12.0	1.0	14.0	1.0	15.5	ns
		$C_L = 50\text{ pF}$	-	7.1	14.0	1.0	16.0	1.0	17.5	ns
		$n\bar{R}D$ to nQ and $n\bar{Q}$; see Figure 7 ^[2]								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$								
		$C_L = 15\text{ pF}$	-	5.2	12.9	1.0	15.0	1.0	16.5	ns
		$C_L = 50\text{ pF}$	-	7.5	14.9	1.0	17.0	1.0	18.5	ns
		$n\bar{R}D$ to nQ and $n\bar{Q}$ (reset); see Figure 7 ^[2]								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$								
		$C_L = 15\text{ pF}$	-	4.7	9.4	1.0	11.0	1.0	12.0	ns
		$C_L = 50\text{ pF}$	-	6.7	11.4	1.0	13.0	1.0	14.5	ns
t_w	pulse width	inputs; $n\bar{A} = \text{LOW}$; $C_L = 50\text{ pF}$; see Figure 7								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
		inputs; $nB = \text{HIGH}$; $C_L = 50\text{ pF}$; see Figure 7								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
		inputs; $n\bar{R}D = \text{LOW}$; $C_L = 50\text{ pF}$; see Figure 7								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
		outputs; $n\bar{Q} = \text{LOW}$ and $nQ = \text{HIGH}$; $C_L = 50\text{ pF}$; $C_{EXT} = 28\text{ pF}$; $R_{EXT} = 2\text{ k}\Omega$; see Figure 7 , Figure 8 , Figure 9 and Figure 10 ^[3]								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-	100	200	-	240	-	240	ns
		$C_{EXT} = 0.01\text{ }\mu\text{F}$; $R_{EXT} = 10\text{ k}\Omega$								
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	90	100	110	90	110	85	115	μs
$C_{EXT} = 0.1\text{ }\mu\text{F}$; $R_{EXT} = 10\text{ k}\Omega$										
$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	0.9	1	1.1	0.9	1.1	0.85	1.15	ms		

Table 7. Dynamic characteristics ...continued
GND = 0 V; For test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	Min	Max	
t _{rtrig}	retrigger time	n \bar{A} to nB; C _{EXT} = 100 pF; R _{EXT} = 1 k Ω ; C _L = 50 pF; see Figure 8 and Figure 10								
		V _{CC} = 4.5 V to 5.5 V	-	60	-	-	-	-	-	ns
		n \bar{A} to nB; C _{EXT} = 0.01 μ F; R _{EXT} = 1 k Ω ; C _L = 50 pF; see Figure 8 and Figure 10								
		V _{CC} = 4.5 V to 5.5 V	-	1.5	-	-	-	-	-	μ s
C _{PD}	power dissipation capacitance	C _L = 50 pF; f _i = 1 MHz; V _i = GND to V _{CC}	[4]	58	-	-	-	-	-	pF
External components										
R _{EXT}	external resistance	V _{CC} = 2.0 V	5	-	-	-	-	-	-	k Ω
		V _{CC} > 3.0 V	1	-	-	-	-	-	-	k Ω
C _{EXT}	external capacitance	V _{CC} = 2.0 V	[5]	-	-	-	-	-	-	pF
		V _{CC} > 3.0 V	[5]	-	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

[2] t_{pd} is the same as t_{PLH} and t_{PHL}; C_{EXT} = 0 pF; R_{EXT} = 5 k Ω .

[3] For C_{EXT} \geq 10 nF the typical value of the pulse width t_W (μ s) = C_{EXT} (nF) \times R_{EXT} (k Ω).

[4] C_{PD} is used to determine the dynamic power dissipation P_D (μ W).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.

[5] C_{EXT} has no limits.

11. Waveforms






Table 8. Measurement points

Type	Input	Output
	V_M	V_M
74AHC123A	$0.5V_{CC}$	$0.5V_{CC}$
74AHCT123A	1.5 V	$0.5V_{CC}$





$n\bar{A} = \text{LOW}$

Fig 9. Output pulse control using reset input $n\bar{RD}$




Fig 10. Input and output timing






Fig 11. Timing component connections



Test data is given in [Table 9](#).

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator

C_L = Load capacitance including jig and probe capacitance

R_L = Load resistor

S1 = Test selection switch

Fig 12. Load circuitry for switching times

Table 9. Test data

Type	Input		Load		S1 position		
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
74AHC123A	V_{CC}	3.0 ns	15 pF, 50 pF	1 k Ω	open	GND	V_{CC}
74AHCT123A	3.0 V	3.0 ns	15 pF, 50 pF	1 k Ω	open	GND	V_{CC}

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 13. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 14. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm

SOT763-1




Fig 15. Package outline SOT763-1 (DHVQFN16)

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT123A_2	20080118	Product data sheet	-	74AHC_AHCT123A_1
Modifications:		<ul style="list-style-type: none">• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.• Legal texts have been adapted to the new company name where appropriate.• Section 3: DHVQFN16 package added.• Section 7: derating values added for DHVQFN16 package.• Section 12: outline drawing added for DHVQFN16 package.		
74AHC_AHCT123A_1	20000315	Product specification	-	-

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

17. Contents

1	General description	1
2	Features	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	5
5.1	Pinning	5
5.2	Pin description	5
6	Functional description	6
7	Limiting values	6
8	Recommended operating conditions	7
9	Static characteristics	7
10	Dynamic characteristics	9
11	Waveforms	13
12	Package outline	16
13	Abbreviations	19
14	Revision history	19
15	Legal information	20
15.1	Data sheet status	20
15.2	Definitions	20
15.3	Disclaimers	20
15.4	Trademarks	20
16	Contact information	20
17	Contents	21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 January 2008

Document identifier: 74AHC_AHCT123A_2