DM9602N - National Semiconductor - Datasheet.Directory

TL/F/6611

9602/DM9602 Dual Retriggerable, Resettable One Shots

June 1989

9602/DM9602 Dual Retriggerable,

Resettable One Shots

General Description

These dual resettable, retriggerable one shots have two in-

puts per function; one which is active high, and one which is

active low. This allows the designer to employ either lead-

ing-edge or trailing-edge triggering, which is independent of

input transition times. When input conditions for triggering

are met, a new cycle starts and the external capacitor is

allowed to rapidly discharge and then charge again. The

retriggerable feature permits output pulse widths to be ex-

tended. In fact a continuous true output can be maintained

by having an input cycle time which is shorter than the out-

put cycle time. The output pulse may then be terminated at

any time by applying a low logic level to the RESET pin.

Retriggering may be inhibited by either connecting the Q

output to an active high input, or the Q output to an active

low input.

Features

Y70 ns to %output width range

YResettable and retriggerableÐ0% to 100% duty cycle

YTTL input gatingÐleading or trailing edge triggering

YComplementary TTL outputs

YOptional retrigger lock-out capability

YPulse width compensated for VCC and temperature

variations

YAlternate Military/Aerospace device (54xxx) is available.

Contact a National Semiconductor Sales Office/Distrib-

utor for specifications.

Connection Diagram

Dual-In-Line Package

TL/F/6611–1

Order Number 9602DMQB, 9602FMQB or DM9602N

See NS Package Number J16A, N16E or W16A

Function Table

Pin No’s. Operation

A B CLR

L L H Trigger

H H Trigger

X X L Reset

HeHigh Voltage Level

LeLow Voltage Level

XeDon’t Care

C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales

Office/Distributors for availability and specifications.

Supply Voltage 7V

Input Voltage 5.5V

Operating Free Air Temperature Range

Military b55§Ctoa

125§C

Commercial 0§Ctoa

70§C

Storage Temperature Range b65§Ctoa

150§C

Note:

The ‘‘Absolute Maximum Ratings’’ are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The

parametric values defined in the ‘‘Electrical Characteristics’’

table are not guaranteed at the absolute maximum ratings.

The ‘‘Recommended Operating Conditions’’ table will define

the conditions for actual device operation.

Recommended Operating Conditions

Symbol Parameter Military Commercial Units

Min Nom Max Min Nom Max

VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V

VIH High Level Input TAeb

55§C2

Voltage TAe0§C 1.9

TAe25§C 1.7 1.8 V

TAe75§C 1.65

TAe125§C 1.5

VIL Low Level Input TAeb

55§C 0.85

Voltage TAe0§C 0.85

TAe25§C 0.9 0.85 V

TAe75§C 0.85

TAe125§C 0.85

IOH High Level Output Current b0.8 b0.8 mA

IOL Low Level Output Current 16 16 mA

TAFree Air Operating Temperature b55 125 0 75 §C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol Parameter Conditions (Note 3) Min Typ Max Units

(Note 1)

VIInput Clamp Voltage VCC eMin, IIeb

12 mA b1.5 V

VOH High Level Output VCC eMin, IOH eMax

Voltage VIL eMax, VIH eMin 2.4 V

(Note 4)

VOL Low Level Output VCC eMin, IOL eMax MIL 0.4

Voltage VIL eMax, VIH eMin COM 0.45 V

(Note 4)

IIH High Level Input Current VCC eMax, VIe4.5V 60 mA

IIL Low Level Input VCC eMax MIL VIe0.40V b1.6

Current COM VIe0.45V b1.6 mA

VCC eMin MIL VIe0.40V b1.24

COM VIe0.45V b1.41

IOS Short Circuit VCC eMax, VOUT e1V MIL b25 mA

Output Current (Notes 2 and 4) COM b35

ICC Supply Current VCC eMax MIL 39 45 mA

COM 39 50

Note 1: All typicals are at VCC e5V, TAe25§C.

Note 2: Not more than one output should be shorted at a time.

Note 3: Unless otherwise noted, RXe10k for all tests.

Note 4: Ground PIN 1(15) for VOL on PIN 7(9) or VOH and IOS on PIN 6(10) and apply momentary ground to PIN 4(12). Open PIN 1(15) for VOL on PIN 6(10) or VOH

and IOS on PIN 7(9).

Switching Characteristics VCC e5V, TAe25§C (See Section 1 for Test Waveforms and Output Load)

Symbol Parameter Conditions Military Commercial Units

Min Max Min Max

tPLH Propagation Delay Time, Negative Trigger Input 35 40 ns

Low-to-High Level Output to True Output

tPHL Propagation Delay Time, Negative Trigger Input CLe15 pF 43 48 ns

High-to-Low Level Output To Complement Output CXe0

tPW(MIN) Minimum True Output RXe5kX90 100

Pulse Width ns

Minimum Complement 100 110

Pulse Width

tPW Pulse Width RXe10 kX3.08 3.76 3.08 3.76 ms

CXe1000 pF

CSTRAY Maximum Allowable Wiring Pins 2, 14 to 50 50 pF

Capacitance GND

RXExternal Timing Resistor 5 25 5 50 kX

Logic Diagrams

TL/F/6611–2

Operating Rules

TL/F/6611–3

1. An external resistor (RX) and external capacitor (CX) are

required as shown in the Logic Diagram.

2. The value of CXmay vary from 0 to any necessary value

available. If, however, the capacitor has leakages ap-

proaching 3.0 mA or if stray capacitance from either ter-

minal to ground is more than 50 pF, the timing equations

may not represent the pulse width obtained.

3. The output pulse with (t) is defined as follows:

teKR

XÐ1a1

X(for CXl103pF

K&0.34

where: RXis in kX,C

Xis in pF

tisinns

for CXk103pF, see

Figure 1.

forKvsC

Xsee

Figure 6.

4. If electrolytic type capacitors are to be used, the following

three configurations are recommended:

A. Use with low leakage capacitors:

The normal RC configuration can be used predictably

only if the forward capacitor leakage at 5.0V is less

than 3 mA, and the inverse capacitor leakage at 1.0V is

less than 5 mA over the operational temperature

range.

Rk0.6 RX(Max) TL/F/6611–4

Operating Rules (Continued)

B. Use with high inverse leakage current electrolytic ca-

pacitors:

The diode in this configuration prevents high inverse

leakage currents through the capacitor by preventing

an inverse voltage across the capacitor. The use of

this configuration is not recommended with retriggera-

ble operation.

t&0.3 RCX

TL/F/6611–5

C. Use to obtain extended pulse widths:

This configuration can be used to obtain extended

pulse widths, because of the larger timing resistor al-

lowed by beta multiplication. Electrolytics with high in-

verse leakage currents can be used.

RkRX(0.7) (hFE Q1) or k2.5 MX, whichever is the

lesser

RX(min) kRYkRX(max)

(5 kXsRYs10 kXis recommended)

Q1: NPN silicon transistor with hFE requirements of

above equations, such as 2N5961 or 2N5962.

t&0.3 RCX

TL/F/6611–6

This configuration is not recommended with retriggera-

ble operation.

5. To obtain variable pulse width by remote trimming, the

following circuit is recommended:

TL/F/6611–7

6. Under any operating condition, CXand RX(min) must be

kept as close to the circuit as possible to minimize stray

capacitance and reduce noise pickup.

7. Input Trigger Pulse Rules (See Triggering Truth Table)

TL/F/6611–8

Input to Pin 5(11), (Pin 3(13) eHIGH)

Pin 4(12) eLOW

t1,t

3eMin. Positive Input Pulse Width l40 ns

t2,t

4eMin. Negative Input Pulse Width l40 ns

TL/F/6611–9

Input to Pin 4(12) (Pin 3(13) eHIGH)

Pin 5(11) eHIGH

8. The retriggerable pulse width is calculated as shown be-

low:

tWetatPLH eKR

X#1a1

XJat

PLH

TL/F/6611–10

The retrigger pulse width is equal to the pulse width (t) plus a delay time. For

pulse widths greater than 500 ns, tWcan be approximated as t. Retriggering will

not occur if the retrigger pulse comes within &0.3 CX(ns) after the initial trigger

pulse (i.e., during the discharge cycle).

9. Reset OperationÐAn overriding clear (active LOW level)

is provided on each one shot. By applying a LOW to the

reset, any timing cycle can be terminated or any new cy-

cle inhibited until the LOW reset input is removed. Trigger

inputs will not produce spikes in the output when the re-

set is held LOW.

TL/F/6611–11

10. VCC and Ground wiring should conform to good high

frequency standards so that switching transients on VCC

and Ground leads do not cause interaction between one

shots. Use of a 0.01 to 0.1 mF bypass capacitor be-

tween VCC and Ground located near the DM9602 is rec-

ommended.

*For further detailed device characteristics and output performance, please

refer to the NSC one-shot application note, AN-366.

Typical Performance Characteristics

TL/F/6611–12

FIGURE 1. Output Pulse Width vs Timing Resistance

and Capacitance for CXk103pF

TL/F/6611–13

FIGURE 2. Normalized Output Pulse Width

vs Ambient Temperature

TL/F/6611–14

FIGURE 3. Pulse Width vs Timing Resistor

TL/F/6611–15

FIGURE 4. Normalized Output Pulse Width

vs Supply Voltage

TL/F/6611–16

FIGURE 5. Minimum Output Pulse Width

vs Ambient Temperature

TL/F/6611–17

FIGURE 6. Typical ‘‘K’’ Coefficient Variation

vs Timing Capacitance

Physical Dimensions inches (millimeters)

16-Lead Ceramic Dual-In-Line Package (J)

Order Number 9602DMQB

NS Package Number J16A

16-Lead Molded Dual-In-Line Package (N)

Order Number DM9602N

NS Package Number N16E

9602/DM9602 Dual Retriggerable, Resettable One Shots

Physical Dimensions inches (millimeters) (Continued)

16-Lead Ceramic Flat Package (W)

Order Number 9602FMQB

NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL

SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or 2. A critical component is any component of a life

systems which, (a) are intended for surgical implant support device or system whose failure to perform can

into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life

failure to perform, when properly used in accordance support device or system, or to affect its safety or

with instructions for use provided in the labeling, can effectiveness.

be reasonably expected to result in a significant injury

to the user.

National Semiconductor National Semiconductor National Semiconductor National Semiconductor

Corporation Europe Hong Kong Ltd. Japan Ltd.

1111 West Bardin Road Fax: (

49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309

Arlington, TX 76017 Email: cnjwge

tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408

Tel: 1(800) 272-9959 Deutsch Tel: (

49) 0-180-530 85 85 Tsimshatsui, Kowloon

Fax: 1(800) 737-7018 English Tel: (

49) 0-180-532 78 32 Hong Kong

Fran3ais Tel: (

49) 0-180-532 93 58 Tel: (852) 2737-1600

Italiano Tel: (

49) 0-180-534 16 80 Fax: (852) 2736-9960

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.