


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





PARALLEL I/O CONNECTIONS

OPTIONAL LVDS TERMINATIONS



PINOUT IS FLEXIBLE WITHIN BANKS 1 AND 2
 MUST OBSERVE POLARITY FOR LVDS +/- PAIRS
 LVDS +/- PAIRS MUST BE ON RX PINS

PLACE NEAR TYCO CONNECTORS
 UNLESS EASY TO PLACE NEAR FPGA PINS








SCHEMATIC			
<DRAWING_TITLE_HEADER>			
<PRODUCT_1>			
DESIGN VIEW	DRAWING NO.		REV
<DESIGN_VIEW>	-		-
PTD ENGINEER	SIZE	SCALE	SHEET 1 OF 7
<PTD_ENGINEER>	D	-	

FPGA POWER AND DECOUPLING

COPY DUT FOOTPRINT FROM ALTERA EVAL BOARD






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



SCHEMATIC			
<DRAWING_TITLE_HEADER>		<PRODUCT_1>	
DESIGN VIEW	<DESIGN_VIEW>	DRAWING NO.	REV
PTD ENGINEER	<PTD_ENGINEER>	SIZE	SCALE
		SHEET 3 OF 7	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


GXB CONNECTIONS



SCHEMATIC			
<DRAWING_TITLE_HEADER>		<PRODUCT_1>	
DESIGN VIEW	<DESIGN_VIEW>	DRAWING NO.	REV
PTD ENGINEER	<PTD_ENGINEER>	SIZE	SCALE
		SHEET 4	OF 7

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

USB CONNECTIONS





FLEXIBLE PINOUT WITHIN BANK

REFCLK OSCILLATOR FOR IDELAYCTRL

SCHEMATIC			
<DRAWING_TITLE_HEADER>			
<PRODUCT_1>			
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	-	-	
PTD ENGINEER	SIZE	SCALE	SHEET 5 OF 7
<PTD_ENGINEER>	D	-	-

TYCO AND MISC FPGA CONNECTIONS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



DO NOT INSTALL GND ROW OF HEADER

CONFIG EEPROM

RECONFIG PUSHBUTTON

ANALOG DEVICES


SCHEMATIC

<DRAWING_TITLE_HEADER>		DRAWING NO.		REV
<PRODUCT_1>		DESIGN VIEW		-
DESIGN VIEW		DESIGN_VIEW		-
PTD ENGINEER		SIZE	SCALE	SHEET 6 OF 7
<PTD_ENGINEER>		D	-	-

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

POWER SUPPLIES

NOTE: PLACE GXB REGULATORS NEAR FPGA
 ALL REGULATORS SHOULD BE PLACED NEAR FPGA
 GXB REGULATORS HAVE PRIORITY
 USE PROPER THERMAL RELIEF ON LAYOUT



		SCHEMATIC	
		<DRAWING_TITLE_HEADER>	
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</small>		DESIGN VIEW	DRAWING NO.
		<DESIGN_VIEW>	-
PTD ENGINEER		SIZE	SCALE
<PTD_ENGINEER>		D	-
		SHEET 7 OF 7	