TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 15-W STEREO CLASS-D AUDIO POWER AMPLIFIER FEATURES APPLICATIONS * * * * * * * * * * 1 234 * * * * * * 10-W/Ch Into an 8- Load From a 24-V Supply 15-W/Ch into a 4- Load from a 22-V Supply 30-W/Ch into a 8- Load from a 22-V Supply Operates From 10 V to 26 V Can Run From +24 V LCD Backlight Supply Efficient Class-D Operation Eliminates Need for Heat Sinks Four Selectable, Fixed-Gain Settings Internal Oscillator (No External Components Required) Single-Ended Analog Inputs Thermal and Short-Circuit Protection With Auto Recovery Space-Saving Surface Mount 24-Pin TSSOP Package Advanced Power-Off Pop Reduction Flat Panel Televisions DLP(R) TVs CRT TVs Powered Speakers DESCRIPTION The TPA3124D2 is a 15-W (per channel), efficient, class-D audio power amplifier for driving stereo speakers in a single-ended configuration; or, a mono speaker in a bridge-tied-load configuration. The TPA3124D2 can drive stereo speakers as low as 4 . The efficiency of the TPA3124D2 eliminates the need for an external heat sink when playing music. The gain of the amplifier is controlled by two gain select pins. The gain selections are 20, 26, 32, and 36 dB. The patented start-up and shutdown sequences minimize pop noise in the speakers without additional circuitry. SIMPLIFIED APPLICATION CIRCUIT TPA3124D2 1 mF 0.22 mF Left Channel LIN BSR Right Channel RIN ROUT 1 mF 33 mH 0.22 mF PGNDR PGNDL 1 mF BYPASS AGND 470 mF 0.22 mF LOUT 33 mH BSL 470 mF 0.22 mF 10 V to 26 V AVCC 10 V to 26 V PVCCL PVCCR VCLAMP Shutdown Control Mute Control 1 mF SD MUTE GAIN0 4-Step Gain Control GAIN1 S0267-02 1 2 3 4 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DLP is a registered trademark of Texas Instruments. System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2008, Texas Instruments Incorporated TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. PWP (TSSOP) PACKAGE (TOP VIEW) PVCCL SD PVCCL MUTE LIN RIN BYPASS AGND AGND PVCCR VCLAMP PVCCR 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 PGNDL PGNDL LOUT BSL AVCC AVCC GAIN0 GAIN1 BSR ROUT PGNDR PGNDR Table 1. TERMINAL FUNCTIONS TERMINAL 24-PIN (PWP) I/O/P DESCRIPTION SD 2 I Shutdown signal for IC (low = disabled, high = operational). TTL logic levels with compliance to AVCC RIN 6 I Audio input for right channel LIN 5 I Audio input for left channel GAIN0 18 I Gain select least-significant bit. TTL logic levels with compliance to AVCC GAIN1 17 I Gain select most-significant bit. TTL logic levels with compliance to AVCC MUTE 4 I Mute signal for quick disable/enable of outputs (high = outputs switch at 50% duty cycle, low = outputs enabled). TTL logic levels with compliance to AVCC BSL 21 I/O PVCCL 1, 3 P Power supply for left-channel H-bridge, not internally connected to PVCCR or AVCC LOUT 22 O Class-D -H-bridge positive output for left channel NAME PGNDL Bootstrap I/O for left channel 23, 24 P Power ground for left-channel H-bridge VCLAMP 11 P Internally generated voltage supply for bootstrap capacitors BSR 16 I/O Bootstrap I/O for right channel ROUT 15 O Class-D -H-bridge negative output for right channel PGNDR 13, 14 P Power ground for right-channel H-bridge. PVCCR 10, 12 P Power supply for right-channel H-bridge, not connected to PVCCL or AVCC AGND 9 P Analog ground for digital/analog cells in core AGND 8 P Analog ground for analog cells in core BYPASS 7 O Reference for preamplifier inputs. Nominally equal to AVCC/8. Also controls start-up time via external capacitor sizing. 19, 20 P High-voltage analog power supply. Not internally connected to PVCCR or PVCCL Die pad P Connect to ground. Thermal pad should be soldered down on all applications to secure the device properly to the printed wiring board. AVCC Thermal pad 2 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) VCC Supply voltage AVCC, PVCC VI Logic input voltage SD, MUTE, GAIN0, GAIN1 VIN Analog input voltage RIN, LIN Continuous total power dissipation VALUE UNIT -0.3 to 30 V -0.3 to VCC + 0.3 V -0.3 to 7 V See Dissipation Rating Table TA Operating free-air temperature range -40 to 85 C TJ Operating junction temperature range -40 to 150 C Tstg Storage temperature range -65 to 150 C RL Load resistance (minimum value) ESD Electrostatic Discharge (1) SE Output Configuration 3.2 BTL Output Configuration 6.4 Human body model (all pins) 2 kV 500 V Charged-device model (all pins) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. DISSIPATION RATINGS (1) (2) PACKAGE (1) (2) TA 25C DERATING FACTOR TA = 70C TA = 85C 24-pin TSSOP 4.16 W 33.3 mW/C 2.67 W 2.16 W For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. This data was taken using 1 oz trace and copper pad that is soldered directly to a JEDEC standard high-k PCB. The thermal pad must be soldered to a thermal land on the printed-circuit board. See the PowerPAD Thermally Enhanced Package application note (SLMA002). RECOMMENDED OPERATING CONDITIONS MIN MAX 10 26 VCC Supply voltage PVCC, AVCC VIH High-level input voltage SD, MUTE, GAIN0, GAIN1 VIL Low-level input voltage SD, MUTE, GAIN0, GAIN1 0.8 SD, VI = VCC, VCC = 30 V 125 MUTE, VI = VCC, VCC = 30 V 125 GAIN0, GAIN1, VI = VCC, VCC = 24 V 125 IIH IIL TA High-level input current Low-level input current 2 1 MUTE, VI = 0 V, VCC = 30 V 1 GAIN0, GAIN1, VI = 0 V, VCC = 24 V 1 -40 85 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 V V SD, VI = 0, VCC = 30 V Operating free-air temperature UNIT V A A C 3 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com DC CHARACTERISTICS TA = 25C, VCC = 24 V, RL =8 (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX 7.5 50 mV 30 mA | VOS | Class-D output offset voltage (measured differentially in BTL mode as shown in Figure 36) VI = 0 V, AV = 36 dB V(BYPASS) Bypass output voltage No load ICC(q) Quiescent supply current SD = 2 V, MUTE = 0 V, no load 16 ICC(q) Quiescent supply current in mute mode MUTE = 0.8 V, no load 16 ICC(q) Quiescent supply current in shutdown mode SD = 0.8 V, no load rDS(on) Drain-source on-state resistance AVCC/8 210 GAIN1 = 0.8 V G Gain GAIN = 2 V Mute attenuation 0.39 V mA 1 450 GAIN0 = 0.8 V 18 20 22 GAIN0 = 2 V 24 26 28 GAIN0 = 0.8 V 30 32 34 GAIN0 = 2 V 34 36 38 VI = 1 Vrms UNIT -80 mA m dB dB AC CHARACTERISTICS TA = 25C, VCC = 24 V, RL = 8 (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP VCC = 24, Vripple = 200 mVPP Gain = 20 dB Output power at 1% THD+N VCC = 24 V, f = 1 kHz 8 Output power at 10% THD+N VCC = 24 V, f = 1 kHz 10 THD+N Total harmonic distortion + noise f = 1 kHz, PO = 5 W Vn Output integrated noise floor 20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB 125 V -78 dBV Crosstalk PO = 1 W, f = 1 kHz; gain = 20 dB -70 dB Signal-to-noise ratio Max output at THD+N < 1%, f = 1 kHz, gain = 20 dB -92 dB 150 C PO SNR -48 1 kHz -52 UNIT Supply ripple rejection ksvr 100 Hz MAX dB W 0.04% Thermal trip point Thermal hysteresis C 30 fOSC Oscillator frequency t mute Mute delay Time from mute input switches high until outputs muted 30 sec t unmute Unmute delay Time from mute input switches low until outputs unmuted 120 msec 4 250 Submit Documentation Feedback 300 350 kHz Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 FUNCTIONAL BLOCK DIAGRAM BSL AVCC PVCCL AVDD REGULATOR HS + - LOUT VCLAMP LS AVDD AVDD PGNDL LIN SC DETECT AVDD/2 AGND CONTROL BIAS THERMAL SD MUTE VCLAMP MUTE CONTROL OSC/RAMP BYPASS GAIN1 GAIN0 BYPASS AV CONTROL SC DETECT BSR PVCCR HS - + ROUT VCLAMP LS PGNDR AVDD AVDD RIN AVDD/2 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 5 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com TYPICAL CHARACTERISTICS All tests are made at frequency = 1 kHz unless otherwise noted. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY 10 VCC = 12 V RL = 4 (SE) Gain = 20 dB THD+N - Total Harmonic Distortion + Noise - % THD+N - Total Harmonic Distortion + Noise - % 10 1 PO = 2.5 W PO = 1 W 0.1 0.01 0.001 20 PO = 0.5 W 100 1k VCC = 18 V RL = 6 (SE) Gain = 20 dB 1 PO = 2.5 W PO = 1 W 0.1 0.01 PO = 0.5 W 0.001 20 10k 20k 100 1k f - Frequency - Hz 10k 20k f - Frequency - Hz G002 G001 Figure 1. Figure 2. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY 10 VCC = 18 V RL = 8 (SE) Gain = 20 dB THD+N - Total Harmonic Distortion + Noise - % THD+N - Total Harmonic Distortion + Noise - % 10 1 PO = 2.5 W 0.1 0.01 PO = 1 W 0.001 20 100 1k 10k 20k VCC = 24 V RL = 8 (SE) Gain = 20 dB 1 PO = 5 W PO = 2.5 W 0.1 0.01 PO = 1 W 0.001 20 f - Frequency - Hz 100 1k G003 Figure 3. 6 10k 20k f - Frequency - Hz G004 Figure 4. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 TYPICAL CHARACTERISTICS (continued) All tests are made at frequency = 1 kHz unless otherwise noted. TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER 10 RL = 4 (SE) Gain = 20 dB THD+N - Total Harmonic Distortion + Noise - % THD+N - Total Harmonic Distortion + Noise - % 10 1 VCC = 12 V 0.1 0.01 0.001 0.01 0.1 1 10 PO - Output Power - W 1 VCC = 12 V 0.1 0.01 VCC = 18 V 0.001 0.01 40 0.1 1 10 40 PO - Output Power - W G005 Figure 5. Figure 6. TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER CROSSTALK vs FREQUENCY G006 -20 10 RL = 8 (SE) Gain = 20 dB -30 -40 1 VCC = 18 V 0.1 Crosstalk - dB THD+N - Total Harmonic Distortion + Noise - % RL = 6 (SE) Gain = 20 dB VCC = 12 V VCC = 12 V VO = 1 Vrms RL = 4 (SE) PO = 0.25 W Gain = 20 dB -50 -60 Right to Left -70 Left to Right -80 0.01 VCC = 24 V -90 0.001 0.01 0.1 1 PO - Output Power - W 10 40 -100 20 100 1k 10k 20k f - Frequency - Hz G008 G007 Figure 7. Figure 8. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 7 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com TYPICAL CHARACTERISTICS (continued) All tests are made at frequency = 1 kHz unless otherwise noted. CROSSTALK vs FREQUENCY CROSSTALK vs FREQUENCY -20 -40 -50 Crosstalk - dB Crosstalk - dB -40 -30 -60 Right to Left -70 Left to Right -80 VCC = 24 V VO = 1 Vrms RL = 8 (SE) PO = 0.125 W Gain = 20 dB -50 -60 Right to Left -70 Left to Right -80 -90 -90 -100 20 100 1k -100 20 10k 20k 100 f - Frequency - Hz 1k 10k 20k f - Frequency - Hz G009 Figure 10. GAIN/PHASE vs FREQUENCY GAIN/PHASE vs FREQUENCY 600 VCC = 24 V RL = 4 (SE) Gain = 20 dB Lfilt = 22 H Cfilt = 0.68 F Cdc = 1000 F 30 Gain - dB 25 500 35 400 30 300 25 Gain 20 200 Phase 15 10 5 0 20 100 1k 10k 600 40 Phase - Gain - dB 40 35 G010 Figure 9. VCC = 24 V RL = 8 (SE) Gain = 20 dB Lfilt = 33 H Cfilt = 0.22 F Cdc = 470 F 500 400 300 Gain 20 100 15 0 10 -100 5 -200 100k 0 200 Phase 100 0 -100 20 f - Frequency - Hz 100 1k 10k -200 100k f - Frequency - Hz G011 Figure 11. 8 Phase - -30 -20 VCC = 18 V VO = 1 Vrms RL = 8 (SE) PO = 0.125 W Gain = 20 dB G012 Figure 12. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 TYPICAL CHARACTERISTICS (continued) All tests are made at frequency = 1 kHz unless otherwise noted. OUTPUT POWER vs SUPPLY VOLTAGE 10 OUTPUT POWER vs SUPPLY VOLTAGE 14 RL = 4 (SE) Gain = 20 dB 9 RL = 8 (SE) Gain = 20 dB 12 8 6 PO - Output Power - W PO - Output Power - W 7 THD+N = 10% 5 4 THD+N = 1% 3 10 8 THD+N = 10% 6 THD+N = 1% 4 2 2 1 0 0 10 11 12 13 14 15 VCC - Supply Voltage - V A. Dashed region. line represents thermally 10 12 14 16 18 20 22 24 VCC - Supply Voltage - V G013 26 G014 Figure 14. limited Figure 13. EFFICIENCY vs OUTPUT POWER 100 100 90 90 80 80 70 VCC = 18 V VCC = 24 V 70 VCC = 12 V Efficiency - % Efficiency - % EFFICIENCY vs OUTPUT POWER 60 50 40 60 50 40 30 30 20 20 RL = 4 (SE) Gain = 20 dB 10 RL = 8 (SE) Gain = 20 dB 10 0 0 0 1 2 3 4 5 PO - Output Power - W 6 7 0 G015 Figure 15. 2 4 6 8 10 PO - Output Power - W 12 G016 Figure 16. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 9 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com TYPICAL CHARACTERISTICS (continued) All tests are made at frequency = 1 kHz unless otherwise noted. SUPPLY CURRENT vs OUTPUT POWER 1.5 SUPPLY CURRENT vs OUTPUT POWER 1.2 RL = 4 (SE) Gain = 20 dB 1.0 ICC - Supply Current - A 1.2 ICC - Supply Current - A RL = 8 (SE) Gain = 20 dB 0.9 VCC = 12 V 0.6 0.3 0.8 0.6 VCC = 24 V 0.4 VCC = 18 V 0.2 0.0 0.0 0 3 6 9 12 15 PO - Output Power - W 0 5 10 15 20 25 PO - Output Power - W G017 Figure 17. A. Dashed region. line represents thermally G018 limited Figure 18. POWER SUPPLY REJECTION RATIO vs FREQUENCY POWER SUPPLY REJECTION RATIO vs FREQUENCY 0 -20 -10 Power Supply Rejection Ratio - dB Power Supply Rejection Ratio - dB -10 0 VCC = 24 V VO(ripple) = 0.2 VPP RL = 4 (SE) Gain = 20 dB -30 -40 -50 -60 -70 -80 -90 -100 20 -20 VCC = 24 V VO(ripple) = 0.2 VPP RL = 8 (SE) Gain = 20 dB -30 -40 -50 -60 -70 -80 -90 100 1k 10k 20k -100 20 f - Frequency - Hz 100 1k f - Frequency - Hz G019 Figure 19. 10 10k 20k G025 Figure 20. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 TYPICAL CHARACTERISTICS (continued) All tests are made at frequency = 1 kHz unless otherwise noted. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER 10 VCC = 24 V RL = 8 (BTL) Gain = 20 dB THD+N - Total Harmonic Distortion + Noise - % THD+N - Total Harmonic Distortion + Noise - % 10 1 PO = 20 W PO = 1 W 0.1 0.01 PO = 5 W 0.001 20 100 1k RL = 8 (BTL) Gain = 20 dB 1 VCC = 12 V VCC = 18 V 0.1 0.01 VCC = 24 V 0.001 0.01 10k 20k 0.1 f - Frequency - Hz G020 50 OUTPUT POWER vs SUPPLY VOLTAGE EFFICIENCY vs OUTPUT POWER G021 90 80 35 70 30 THD+N = 10% 20 THD+N = 1% 15 VCC = 24 V 60 50 40 30 10 20 5 10 0 RL = 8 (BTL) Gain = 20 dB 0 10 12 14 16 18 20 22 24 VCC - Supply Voltage - V A. 40 100 Efficiency - % PO - Output Power - W Figure 22. 40 25 10 Figure 21. RL = 8 (BTL) Gain = 20 dB 45 1 PO - Output Power - W Dashed region. line represents thermally 26 0 G023 limited 2 4 6 8 10 PO - Output Power - W 12 G024 Figure 24. Figure 23. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 11 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com APPLICATION INFORMATION CLASS-D OPERATION This section focuses on the class-D operation of the TPA3124D2. Traditional Class-D Modulation Scheme The TPA3124D2 operates in AD mode. There are two main configurations that may be used. For stereo operation, the TPA3124D2 should be configured in a single-ended (SE) half-bridge amplifier. For mono applications, TPA3124D2 may be used as a bridge-tied-load (BTL) amplifier. The traditional class-D modulation scheme, which is used in the TPA3124D2 BTL configuration, has a differential output where each output is 180 degrees out of phase and changes from ground to the supply voltage, VCC. Therefore, the differential prefiltered output varies between positive and negative VCC, where filtered 50% duty cycle yields 0 V across the load. The class-D modulation scheme with voltage and current waveforms is shown in Figure 25 and Figure 26. +VCC 0V Output Current Figure 25. Class-D Modulation for TPA3124D2 SE Configuration +VCC 0V +VCC 0V +VCC Differential Voltage Across Speaker 0V -VCC Output Current Figure 26. Class-D Modulation for TPA3124D2 BTL Configuration Supply Pumping One issue encountered in single-ended (SE) class-D amplifier designs is supply pumping. Power-supply pumping is a rise in the local supply voltage due to energy being driven back to the supply by operation of the class-D amplifier. This phenomenon is most evident at low audio frequencies and when both channels are operating at the same frequency and phase. At low levels, power-supply pumping results in distortion in the audio output due to fluctuations in supply voltage. At higher levels, pumping can cause the overvoltage protection to operate, which temporarily shuts down the audio output. 12 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 Several things can be done to relieve power-supply pumping. The lowest impact is to operate the two inputs out of phase 180 and reverse the speaker connections. Because most audio is highly correlated, this causes the supply pumping to be out of phase and not as severe. If this is not enough, the amount of bulk capacitance on the supply must be increased. Also, improvement is realized by hooking other supplies to this node, thereby, sinking some of the excess current. Power-supply pumping should be tested by operating the amplifier at low frequencies and high output levels. Gain Setting via GAIN0 and GAIN1 Inputs The gain of the TPA3124D2 is set by two input terminals, GAIN0 and GAIN1. The gains listed in Table 2 are realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance (ZI) to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by 20% due to shifts in the actual resistance of the input resistors. For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 8 k, which is the absolute minimum input impedance of the TPA3124D2. At the higher gain settings, the input impedance could increase as high as 72 k. Table 2. Gain Setting GAIN1 GAIN0 AMPLIFIER GAIN (dB), TYPICAL INPUT IMPEDANCE (k), TYPICAL 0 0 20 60 0 1 26 30 1 0 32 15 1 1 36 9 INPUT RESISTANCE Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 10 k 20%, to the largest value, 60 k 20%. As a result, if a single capacitor is used in the input high-pass filter, the -3-dB cutoff frequency may change when changing gain steps. Zf Ci Input Signal IN Zi The -3-dB frequency can be calculated using Equation 1. Use the ZI values given in Table 2. f = 1 2p Zi Ci (1) Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 13 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com INPUT CAPACITOR, CI In the typical application, input capacitor CI is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case CI and the input impedance of the amplifier (ZI) form a high-pass filter with the corner frequency determined in Equation 2. -3 dB fc = 1 2p Zi Ci fc (2) The value of CI is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where ZI is 20 k and the specification calls for a flat bass response down to 20 Hz. Equation 2 is reconfigured as Equation 3. Ci = 1 2p Zi fc (3) In this example, CI is 0.4 F; so, one would likely choose a value of 0.47 F as this value is commonly used. If the gain is known and is constant, use ZI from Table 2 to calculate CI. A further consideration for this capacitor is the leakage path from the input source through the input network, CI, and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 2 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages, and it is important to ensure that boards are cleaned properly. Single-Ended Output Capacitor, CO In single-ended (SE) applications, the dc blocking capacitor forms a high-pass filter with the speaker impedance. The frequency response rolls off with decreasing frequency at a rate of 20 dB/decade. The cutoff frequency is determined by fc = COZL Table 3 shows some common component values and the associated cutoff frequencies: Table 3. Common Filter Responses Speaker Impedance () CSE - DC Blocking Capacitor (F) fc = 60 Hz (-3 dB) fc = 40 Hz (-3 dB) fc = 20 Hz (-3 dB) 4 680 1000 2200 6 470 680 1500 8 330 470 1000 Output Filter and Frequency Response For the best frequency response, a flat-passband output filter (second-order Butterworth) may be used. The output filter components consist of the series inductor and capacitor to ground at the LOUT and ROUT pins. There are several possible configurations, depending on the speaker impedance and whether the output configuration is single-ended (SE) or bridge-tied load (BTL). Table 4 lists the recommended values for the filter components. It is important to use a high-quality capacitor in this application. A rating of at least X7R is required. 14 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 Table 4. Recommended Filter Output Components Output Configuration Speaker Impedance () Filter Inductor (H) Filter Capacitor (nF) 4 22 680 8 33 220 8 22 680 Single Ended (SE) Bridge Tied Load (BTL) LOUT / ROUT LOUT Lfilter Lfilter Cfilter Cfilter ROUT Lfilter Cfilter Figure 27. BTL Filter Configuration Figure 28. SE Filter Configuration Power-Supply Decoupling, CS The TPA3124D2 is a high-performance CMOS audio amplifier that requires adequate power-supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power-supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power-supply leads. For higher-frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 F to 1 F, placed as close as possible to the device VCC lead works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 470 F or greater placed near the audio power amplifier is recommended. The 470-F capacitor also serves as local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power to the output transistors, so a 470-F or larger capacitor should be placed on each PVCC terminal. A 10-F capacitor on the AVCC terminal is adequate. These capacitors must be properly derated for voltage and ripple-current rating to ensure reliability. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 15 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com 0 0 VCC = 24 V VO(ripple) = 0.2 VPP RL = 8 (SE) Gain = 20 dB -20 VCC = 24 V VO(ripple) = 0.2 VPP RL = 8 (SE) Gain = 20 dB -10 Power Supply Rejection Ratio - dB Power Supply Rejection Ratio - dB -10 -30 -40 -50 -60 -70 -80 -90 -20 -30 -40 -50 -60 -70 -80 -90 -100 20 100 1k -100 20 10k 20k 100 f - Frequency - Hz 1k 10k 20k f - Frequency - Hz G026 G027 Figure 29. PSRR Without AVCC Filter Figure 30. PSRR With AVCC Filter VCC L2 33 mF L1 33 mF C6 1 C14 C13 0.1 mF 220 mF 1 C5 C8 C2 + + 1.0 mF 2 470 mF 2 470 mF 2 2 0.22 mF 0.1 mF 1.0 mF C1 + 0.22 mF 1 C20 C12 0.22 mF 0.22 mF 4.75 kW C15 R6 24 23 22 21 20 19 18 17 16 15 14 13 25 C4 1.0 mF PVCCL1 PVSSL1 SDZ PVSSL2 PVCCL2 OUTL MUTE BSL LIN AVCC1 TPA3124D2 RIN AVCC2 BYP GAIN0 GND1 GAIN1 GND2 BSR PVCCR1 OUTR VCLAMP PVSSR1 PVCCR2 PVSSR2 THERMAL 1 2 3 4 5 6 7 8 9 10 11 12 C3 1.0 mF C19 220 W 0.1 mF R7 C7 MUTE 4.75 kW SHUTDOWN C17 470 mF + R8 1 C10 470 mF Figure 31. Application Schematic with 220-/220-F AVCC Filter BSN and BSP Capacitors The half H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 220-nF ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 220-nF capacitor must be connected from LOUT to BSL, and one 220-nF capacitor must be connected from ROUT to BSR. The bootstrap capacitors connected between the BSx pins and their corresponding outputs function as a floating power supply for the high-side N-channel power MOSFET gate-drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on. 16 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 VCLAMP Capacitor To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, one internal regulator clamps the gate voltage. One 1-F capacitor must be connected from VCLAMP (pin 11) to ground and must be rated for at least 16 V. The voltages at the VCLAMP terminal may vary with VCC and may not be used for powering any other circuitry. VBYP Capacitor Selection The scaled supply reference (VBYP) nominally provides an AVCC/8 internal bias for the preamplifier stages. The external capacitor for this reference, CBYP, is a critical component and serves several important functions. During start-up or recovery from shutdown mode, CBYP determines the rate at which the amplifier starts. The start up time is proportional to 0.5 s per microfarad. Thus, the recommended 1-F capacitor results in a start-up time of approximately 500 ms. The second function is to reduce noise produced by the power supply caused by coupling with the output drive signal. This noise could result in degraded power-supply rejection and THD+N. The circuit is designed for a CBYP value of 1 F for best pop performance. The input capacitors should have the same value. A ceramic or tantalum low-ESR capacitor is recommended. SHUTDOWN OPERATION The TPA3124D2 employs a shutdown mode of operation designed to reduce supply current (ICC) to the absolute minimum level during periods of nonuse for power conservation. The SHUTDOWN input terminal should be held high (see specification table for trip point) during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state. Never leave SHUTDOWN unconnected, because amplifier operation would be unpredictable. For the best power-up pop performance, place the amplifier in the shutdown or mute mode prior to applying the power-supply voltage. MUTE Operation The MUTE pin is an input for controlling the output state of the TPA3124D2. A logic high on this terminal causes the outputs to run at a constant 50% duty cycle. A logic low on this pin enables the outputs. This terminal may be used as a quick disable/enable of outputs when changing channels on a television or transitioning between different audio sources. The MUTE terminal should never be left floating. For power conservation, the SHUTDOWN terminal should be used to reduce the quiescent current to the absolute minimum level. USING LOW-ESR CAPACITORS Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor. SHORT-CIRCUIT PROTECTION The TPA3124D2 has short-circuit protection circuitry on the outputs that prevents damage to the device during output-to-output shorts and output-to-GND shorts after the filter and output capacitor (at the speaker terminal.) Directly at the device terminals, the protection circuitry prevents damage to device during output-to-output, output-to-ground, and output-to-supply. When a short circuit is detected on the outputs, the part immediately disables the output drive. This is an unlatched fault. Normal operation is restored when the fault is removed. Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 17 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com THERMAL PROTECTION Thermal protection on the TPA3124D2 prevents damage to the device when the internal die temperature exceeds 150C. There is a 15C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 30C. The device begins normal operation at this point with no external system interaction. PRINTED-CIRCUIT BOARD (PCB) LAYOUT Because the TPA3124D2 is a class-D amplifier that switches at a high frequency, the layout of the printed-circuit board (PCB) should be optimized according to the following guidelines for the best possible performance. * Decoupling capacitors--The high-frequency 0.1-F decoupling capacitors should be placed as close to the PVCC (pins 1, 3, 10, and 12) and AVCC (pins 19 and 20) terminals as possible. The VBYP (pin 7) capacitor and VCLAMP (pin 11) capacitor should also be placed as close to the device as possible. Large (220-F or greater) bulk power-supply decoupling capacitors should be placed near the TPA3124D2 on the PVCCL and PVCCR terminals. * Grounding--The AVCC (pins 19 and 20) decoupling capacitor and VBYP (pin 7) capacitor should each be grounded to analog ground (AGND, pins 8 and 9). The PVCCx decoupling capacitors and VCLAMP capacitors should each be grounded to power ground (PGND, pins 13, 14, 23, and 24). Analog ground and power ground should be connected at the thermal pad, which should be used as a central ground connection or star ground for the TPA3124D2. * Output filter--The reconstruction filter (L1, L2, C9, and C16) should be placed as close to the output terminals as possible for the best EMI performance. The capacitors should be grounded to power ground. * Thermal pad--The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land are described in the mechanical section at the back of the data sheet. See TI Technical Briefs SLMA002 and SLOA120 for more information about using the thermal pad. For recommended PCB footprints, see figures at the end of this data sheet. For an example layout, see the TPA3124D2 Evaluation Module (TPA3124D2EVM) User Manual, (SLOU189). Both the EVM user manual and the thermal pad application note are available on the TI Web site at http://www.ti.com. 18 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 VCC 470 mF 33 H 470 mF +LOUT 1.0 mF 470 mF 1 2 3 4 5 6 7 8 9 10 11 12 Right In 1.0 mF 1.0 mF PVCCL PGNDL SD PGNDL PVCCL LOUT MUTE BSL LIN TP TPA3124D2 AVCC RIN AVCC BYPASS GAIN0 AGND GAIN1 AGND BSR PVCCR ROUT VCLAMP PGNDR PVCCR PGNDR THERMAL 1.0 mF Left In 24 23 22 21 20 19 18 17 16 15 14 13 0.22 F 0.22 mF -LOUT VCC -ROUT 0.22 mF 0.22 F 25 Shutdown Control Mute Control 33 H +ROUT 470 mF 1.0 mF 1.0 mF 0.1 mF 10 mF S0268-02 Figure 32. Schematic for Single-Ended (SE) Configuration (8- Speaker) VCC 22 mH 470 mF 1.0 mF 1 2 3 4 5 6 7 8 9 10 11 12 + In -In 1.0 mF +OUT 1.0 mF 1.0 mF PVCCL PGNDL SD PGNDL PVCCL LOUT MUTE BSL LIN TPA3124D2 AVCC RIN AVCC BYPASS GAIN0 AGND GAIN1 AGND BSR PVCCR ROUT VCLAMP PGNDR PVCCR PGNDR THERMAL 470 mF 24 23 22 21 20 19 18 17 16 15 14 13 0.68 mF 0.22 mF VCC 0.22 mF 0.68 mF 25 Shutdown Control Mute Control 22 mH -OUT 1.0 mF 1.0 mF 0.1 mF 10 mF S0294-02 Figure 33. Schematic for Bridge-Tied-Load (BTL) Configuration (8- Speaker) Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 19 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com BASIC MEASUREMENT SYSTEM This section focuses on methods that use the basic equipment listed below: * Audio analyzer or spectrum analyzer * Digital multi meter (DMM) * Oscilloscope * Twisted-pair wires * Signal generator * Power resistor(s) * Linear regulated power supply * Filter components * EVM or other complete audio circuit Figure 34 shows the block diagrams of basic measurement systems for class-AB and class-D amplifiers. A sine wave is normally used as the input signal because it consists of the fundamental frequency only (no other harmonics are present). An analyzer is then connected to the audio power amplifier (APA) output to measure the voltage output. The analyzer must be capable of measuring the entire audio bandwidth. A regulated dc power supply is used to reduce the noise and distortion injected into the APA through the power pins. A System TwoTM audio measurement system (AP-II) by Audio PrecisionTM includes the signal generator and analyzer in one package. The generator output and amplifier input must be ac-coupled. However, the EVMs already have the ac-coupling capacitors CIN, so no additional coupling is required. The generator output impedance should be low to avoid attenuating the test signal, and is important because the input resistance of APAs is not high. Conversely, the analyzer input impedance should be high. The output resistance, ROUT, of the APA is normally in the hundreds of milliohms and can be ignored for all but the power-related calculations. Figure 34(a) shows a class-AB amplifier system. It takes an analog signal input and produces an analog signal output. This amplifier circuit can be directly connected to the AP-II or other analyzer input. This is not true of the class-D amplifier system shown in Figure 34(b), which requires low-pass filters in most cases in order to measure the audio output waveforms. This is because it takes an analog input signal and converts it into a pulse-width modulated (PWM) output signal that is not accurately processed by some analyzers. 20 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 Power Supply Signal Generator APA RL Analyzer 20 Hz - 20 kHz (a) Basic Class-AB Power Supply Lfilt Signal Generator Class-D APA Cfilt RL Analyzer 20 Hz - 20 kHz (b) Traditional Class-D Figure 34. Audio Measurement Systems Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 21 TPA3124D2 SLOS578 - MAY 2008........................................................................................................................................................................................................ www.ti.com SE Input and SE Output (TPA3124D2 Stereo Configuration) The SE input and output configuration is used with class-AB amplifiers. A block diagram of a fully SE measurement circuit is shown in Figure 35. SE inputs normally have one input pin per channel. In some cases, two pins are present; one is the signal and the other is ground. SE outputs have one pin driving a load through an output ac-coupling capacitor and the other end of the load is tied to ground. SE inputs and outputs are considered to be unbalanced, meaning one end is tied to ground and the other to an amplifier input/output. The generator should have unbalanced outputs, and the signal should be referenced to the generator ground for best results. Unbalanced or balanced outputs can be used when floating, but they may create a ground loop that affects the measurement accuracy. The analyzer should have balanced inputs to cancel out any common-mode noise in the measurement. Evaluation Module Audio Power Amplifier Generator Analyzer CIN VGEN RIN RGEN Lfilt Cfilt Twisted-Pair Wire CL RL RANA CANA RANA CANA Twisted-Pair Wire Figure 35. SE Input--SE Output Measurement Circuit The following general rules should be followed when connecting to APAs with SE inputs and outputs: * Use an unbalanced source to supply the input signal. * Use an analyzer with balanced inputs. * Use twisted-pair wire for all connections. * Use shielding when the system environment is noisy. * Ensure the cables from the power supply to the APA, and from the APA to the load, can handle the large currents (see Table 5). 22 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 TPA3124D2 www.ti.com........................................................................................................................................................................................................ SLOS578 - MAY 2008 DIFFERENTIAL INPUT AND BTL OUTPUT (TPA3124D2 Mono Configuration) Many of the class-D APAs and many class-AB APAs have differential inputs and bridge-tied-load (BTL) outputs. Differential inputs have two input pins per channel and amplify the difference in voltage between the pins. Differential inputs reduce the common-mode noise and distortion of the input circuit. BTL is a term commonly used in audio to describe differential outputs. BTL outputs have two output pins providing voltages that are 180 out of phase. The load is connected between these pins. This has the added benefits of quadrupling the output power to the load and eliminating a dc-blocking capacitor. A block diagram of the measurement circuit is shown in Figure 36. The differential input is a balanced input, meaning the positive (+) and negative (-) pins have the same impedance to ground. Similarly, the SE output equates to a balanced output. Evaluation Module Audio Power Amplifier Generator Analyzer CIN RGEN VGEN Lfilt RIN Cfilt CIN RGEN RL Lfilt RIN Cfilt Twisted-Pair Wire RANA CANA RANA CANA Twisted-Pair Wire Figure 36. Differential Input, BTL Output Measurement Circuit The generator should have balanced outputs, and the signal should be balanced for best results. An unbalanced output can be used, but it may create a ground loop that affects the measurement accuracy. The analyzer must also have balanced inputs for the system to be fully balanced, thereby cancelling out any common-mode noise in the circuit and providing the most accurate measurement. The following general rules should be followed when connecting to APAs with differential inputs and BTL outputs: * Use a balanced source to supply the input signal. * Use an analyzer with balanced inputs. * Use twisted-pair wire for all connections. * Use shielding when the system environment is noisy. * Ensure that the cables from the power supply to the APA, and from the APA to the load, can handle the large currents (see Table 5). Table 5 shows the recommended wire size for the power supply and load cables of the APA system. The real concern is the dc or ac power loss that occurs as the current flows through the cable. These recommendations are based on 12-inch (30.5-cm)-long wire with a 20-kHz sine-wave signal at 25C. Table 5. Recommended Minimum Wire Size for Power Cables DC POWER LOSS (mW) AWG Size AC POWER LOSS (mW) POUT (W) RL() 10 4 18 22 16 40 18 42 2 4 18 22 3.2 8 3.7 8.5 1 8 22 28 2 8 2.1 8.1 < 0.75 8 22 28 1.5 6.1 1.6 6.2 Submit Documentation Feedback Copyright (c) 2008, Texas Instruments Incorporated Product Folder Link(s): TPA3124D2 23 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPA3124D2PWPR Package Package Pins Type Drawing SPQ HTSSOP 2000 PWP 24 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 16.4 Pack Materials-Page 1 6.95 B0 (mm) K0 (mm) P1 (mm) 8.3 1.6 8.0 W Pin1 (mm) Quadrant 16.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPA3124D2PWPR HTSSOP PWP 24 2000 367.0 367.0 38.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated