S71PL-N MirrorBit(R) MCPs S71PL256N, S71PL127N, S71PL129N 256/128/128 Megabit (16/8/8 M x 16-Bit) CMOS 3.0 Volt-only Simultaneous Read/Write, Page Mode Flash Memory S71PL-N MirrorBit(R) MCPs Cover Sheet Data Sheet Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See Notice On Data Sheet Designations for definitions. Publication Number S71PL-N_00 Revision A Amendment 11 Issue Date June 9, 2010 Data Sheet Notice On Data Sheet Designations Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions. Advance Information The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content: "This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice." Preliminary The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content: "This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications." Combination Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page. Full Production (No Designation on Document) When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category: "This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur." Questions regarding these document designations may be directed to your local sales office. ii S71PL-N MirrorBit(R) MCPs S71PL-N_00_A11 June 9, 2010 S71PL-N MirrorBit(R) MCPs S71PL256N, S71PL127N, S71PL129N 256/128/128 Megabit (16/8/8 M x 16-Bit) CMOS 3.0 Volt-only Simultaneous Read/Write, Page Mode Flash Memory Data Sheet Features Speed S71PL129NC0 S71PL127NB0 S71PL127NC0 - Flash: 70 ns - pSRAM: 70 ns Speed 8.0 x 11.6 x 1.2 mm Packages - Flash: 70 ns - pSRAM: 70 ns - 84-Ball Fine-Pitch Ball Grid Array (FBGA) S71PL256NC0 S71PL256ND0 - 64 Ball Fine-Pitch Ball Grid Array (FBGA) S71PL129NB0 Operating Temperature Range - Temperature Range of -25C to +85C General Description This document contains information for the S71PL-N MirrorBit MCP product. For detailed specifications, please refer to the individual data sheets: Document Publication Identification Number (PID) S29PL-N S29PL-N_00 32M pSRAM Type 8 (90 nm) comspec_02 32M pSRAM Type 8 (130 nm) pSRAM_31 32M pSRAM Type 7 pSRAM_29 32M pSRAM Type 2 pSRAM_19 64M pSRAM Type 2 pSRAM_20 64M pSRAM Type 8 (90 nm) SPH064D970R1R 64M pSRAM Type 8 (130 nm) pSRAM_32 128M pSRAM Type 2 pSRAM_15 Publication Number S71PL-N_00 Revision A Amendment 11 Issue Date June 9, 2010 Data 1. Sheet Flash/RAM Combinations Table pSRAM Density Flash Density 32 Mb 64 Mb PL127N S71PL127NB0 S71PL127NC0 PL129N S71PL129NB0 S71PL129NC0 PL256N 128 Mb S71PL256NC0 S71PL256ND0 2. Product Selector Guide 2 Device pSRAM Density pSRAM Type S71PL127NB0 32 Mb pSRAM Type 2 S71PL127NB0 32 Mb pSRAM Type 7 S71PL127NB0 32 Mb pSRAM Type 8 (90 & 130 nm) S71PL127NC0 64 Mb pSRAM Type 2 S71PL127NC0 64 Mb pSRAM Type 8 (90 & 130 nm) S71PL129NB0 32 Mb pSRAM Type 2 S71PL129NB0 32 Mb pSRAM Type 7 S71PL129NB0 32 Mb pSRAM Type 8 (130 nm) S71PL129NC0 64 Mb pSRAM Type 2 S71PL129NC0 64 Mb pSRAM Type 8 (90 & 130 nm) S71PL256NC0 64 Mb pSRAM Type 2 S71PL256NC0 64 Mb pSRAM Type 8 (90 & 130 nm) S71PL256ND0 128 Mb pSRAM Type 2 S71PL-N MirrorBit(R) MCPs S71PL-N_00_A11 June 9, 2010 Da t a 3. Sh ee t Ordering Information The order number is formed by a valid combinations of the following: S71PL 256 N C0 HF W 5B 0 Packing Type 0 = Tray 2 = 7" Tape and Reel 3 = 13" Tape and Reel Model Number (VIO Range, Package Type) Refer to the Valid Combinations table below Temperature Range W = Wireless (-25C to +85C) Package Type & Material Set HA = MCP BGA, 1.2 mm height, 0.8 mm pitch, Lead (Pb)-free Compliant package HF = MCP BGA, 1.2 mm height, 0.8 mm pitch, Lead (Pb)-free package HH = MCP BGA, 1.2 mm height, 0.8 mm pitch, Low-Halogen, Lead (Pb)-free package pSRAM Density B0 = 32 Mb pSRAM C0 = 64 Mb pSRAM D0 = 128 Mb pSRAM Process Technology N = 110 nm MirrorBit(R) Technology Flash Density 256= 256 Mb 129= 128 Mb (Dual CE#) 127= 128 Mb (Single CE#) Product Family S71PL =3.0 Volt-only Simultaneous Read/Write, Page Mode Flash Memory June 9, 2010 S71PL-N_00_A11 S71PL-N MirrorBit(R) MCPs 3 Data 3.1 Sheet Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations. Table 3.1 Valid Combinations Base Ordering Part Number (2) Package & Temperature Model Number Packing Type 4B (4) HAW, HFW pSRAM Type Flash Speed Option pSRAM Speed Options Package Name Type 2 4U Type 8 4Z (4) Type 7 S71PL127NB0 HHW 4U Type 8 4B (4) Type 2 4U Type 8 (5) TLA064 8 x 11.6 x 1.2 mm, 64-ball S71PL127NC0 4B (4) S71PL129NB0 4U (4) HAW, HFW Type 2 0, 2, 3 (1), (2) Type 8 4Z (4) Type 7 4B (4) Type 2 4U (4) Type 8 (5) 70 ns 70 ns S71PL129NC0 5B (4) Type 2 5U (4) Type 8 (5) 5B (4) Type 2 TLA0848 x 11.6 x 1.2 mm, 84-ball S71PL256NC0 S71PL256ND0 TSB084 8 x 11.6 x 1.2, 84-ball Notes: 1. Type 0 is standard. Specify other options as required. 2. BGA package marking omits leading "S" and packing type designator from ordering part number. 3. Contact factory for availability for any of the OPNs listed since RAM type availability may vary over time. 4. Part not recommended for new designs. 5. MCP with 90 nm Type 8 pSRAM has package material character F for Pb-free but also satisfies low-Halogen requirement. 4 S71PL-N MirrorBit(R) MCPs S71PL-N_00_A11 June 9, 2010 Da t a Sh ee t 4. Block Diagram VCCf VCC F1-CE# WP#/ACC RESET# Flash-only Address Flash 1 Shared Address OE# WE# VSS RY/BY# VCCS DQ15 to DQ0 VCC pSRAM/SRAM IO15-IO0 CE#s CE# UB#s UB# LB#s LB# CE2 Notes: 1. RY/BY# is an open drain output. 2. AMAX = A23 (PL256N), A22 (PL127N), A21 (PL129N). June 9, 2010 S71PL-N_00_A11 S71PL-N MirrorBit(R) MCPs 5 Data 5. Sheet Physical Dimensions/Connection Diagrams This section shows the I/O designations and package specifications for the S71PL-N. 5.1 Special Handling Instructions for FBGA Package Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150C for prolonged periods of time. 5.2 S71PL256N TLA084/TSB084 Figure 5.1 84-ball Fine-Pitch Ball Grid Array (S71PL256N) A1 A10 DNU DNU B2 B3 B4 B5 B6 B7 B8 B9 RFU RFU RFU RFU RFU RFU RFU RFU C2 C3 C4 C5 C6 C7 C8 C9 RFU A7 WE# A8 A11 RFU D2 D3 D4 D5 D6 D7 D8 D9 A3 A6 R-UB# F-RST# R-CE2 A19 A12 A15 E2 E3 E4 E5 E6 E7 E8 E9 A2 A5 A18 RY/BY# A20 A9 A13 A21 X F2 F3 F4 F5 F6 F7 F8 F9 DNU (Do Not Use) A1 A4 A17 RFU A23 A10 A14 A22 G2 G3 G4 G5 G6 G7 G8 G9 A0 VSS DQ1 RFU RFU DQ6 RFU A16 R-LB# WP#/ACC Legend: X All Shared X Flash Only H2 H3 H4 H5 H6 H7 H8 H9 F-CE# OE# DQ9 DQ3 DQ4 DQ13 DQ15 RFU J2 J3 J4 J5 J6 J7 J8 J9 R-CE1# DQ0 DQ10 F-VCC R-VCC DQ12 DQ7 VSS K2 K3 K4 K5 K6 K7 K8 K9 RFU DQ8 DQ2 DQ11 RFU DQ5 DQ14 RFU L2 L3 L4 L5 L6 L7 L8 L9 RFU RFU RFU F-VCC RFU RFU RFU RFU X pSRAM Only M1 M10 DNU DNU Note: Top view--balls facing down. The addresses that are shared vary by MCP combination as shown in the table below: 6 Flash-only Addresses Shared Addresses S71PL256NC0 A23-A22 A21:A0 S71PL256ND0 A23 A22:A0 S71PL-N MirrorBit(R) MCPs S71PL-N_00_A11 June 9, 2010 Da t a Sh ee t Figure 5.2 TSB084 Physical Dimensions D1 A D eD 0.15 C 10 (2X) 9 8 SE 7 7 6 E E1 5 4 eE 3 2 1 M INDEX MARK PIN A1 CORNER B 10 TOP VIEW L K J H G F E D C B A PIN A1 CORNER 7 SD 0.15 C (2X) BOTTOM VIEW A A2 0.20 C A1 C SIDE VIEW 6 0.08 C b 84X 0.15 M C A B 0.08 M C NOTES: PACKAGE TSB 084 JEDEC N/A DxE 11.60 mm x 8.00 mm PACKAGE SYMBOL MIN NOM MAX A --- --- 1.20 A1 0.17 --- --- A2 0.81 --- 0.97 NOTE PROFILE BODY SIZE E 8.00 BSC. BODY SIZE D1 8.80 BSC. MATRIX FOOTPRINT E1 7.20 BSC. MATRIX FOOTPRINT MD 12 MATRIX SIZE D DIRECTION ME 10 MATRIX SIZE E DIRECTION 84 0.35 0.40 ALL DIMENSIONS ARE IN MILLIMETERS. 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010. 4. e REPRESENTS THE SOLDER BALL GRID PITCH. 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME. 6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C. 7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. BALL COUNT 0.45 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000. BALL DIAMETER eE 0.80 BSC BALL PITCH eD 0.80 BSC BALL PITCH 0.40 BSC SOLDER BALL PLACEMENT SD / SE 2. BODY THICKNESS 11.60 BSC. n DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. BALL HEIGHT D b 1. A2,A3,A4,A5,A6,A7,A8,A9 DEPOPULATED SOLDER BALLS B1,B10,C1,C10,D1,D10 E1,E10,F1,F10,G1,G10 H1,H10,J1,J10,K1,K10,L1,L10 M2,M3,M4,M5,M6,M7,M8,M9 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS. 9. N/A 10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS. 3439 \ 16-038.22 \ 01.04.05 June 9, 2010 S71PL-N_00_A11 S71PL-N MirrorBit(R) MCPs 7 Data Sheet Figure 5.3 TLA084 Physical Dimensions D1 A D eD 0.15 C (2X) 10 9 SE 7 8 7 6 E E1 5 4 eE 3 2 1 M L K J INDEX MARK PIN A1 CORNER B 10 TOP VIEW H G F E D C B A PIN A1 CORNER 7 SD 0.15 C (2X) BOTTOM VIEW 0.20 C A A2 A1 C 0.08 C SIDE VIEW 6 b 84X 0.15 0.08 M C A B M C NOTES: PACKAGE TLA 084 JEDEC N/A DxE 11.60 mm x 8.00 mm PACKAGE SYMBOL MIN NOM MAX A --- --- 1.20 A1 0.17 --- --- A2 0.81 --- 0.97 NOTE PROFILE BODY SIZE E 8.00 BSC. BODY SIZE D1 8.80 BSC. MATRIX FOOTPRINT E1 7.20 BSC. MATRIX FOOTPRINT MD 12 MATRIX SIZE D DIRECTION ME 10 MATRIX SIZE E DIRECTION 84 0.35 0.40 ALL DIMENSIONS ARE IN MILLIMETERS. 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010. 4. e REPRESENTS THE SOLDER BALL GRID PITCH. 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME. 6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C. 7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. BALL COUNT 0.45 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000. BALL DIAMETER eE 0.80 BSC. BALL PITCH eD 0.80 BSC BALL PITCH SD / SE 0.40 BSC. SOLDER BALL PLACEMENT A2,A3,A4,A5,A6,A7,A8,A9 DEPOPULATED SOLDER BALLS B1,B10,C1,C10,D1,D10, E1,E10,F1,F10,G1,G10, H1,H10,J1,J10,K1,K10,L1,L10, M2,M3,M4,M5,M6,M7,M8,M9 8 2. BALL HEIGHT 11.60 BSC. n DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. BODY THICKNESS D Ob 1. S71PL-N MirrorBit(R) MCPs WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS. 9. N/A 10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS. 3372-2 \ 16-038.22a S71PL-N_00_A11 June 9, 2010 Da t a 5.3 Sh ee t S71PL127N--TLA064 Figure 5.4 64-ball Fine-Pitch Ball Grid Array (S71PL127N) A1 A10 DNU DNU B5 B6 RFU RFU C3 C4 C5 C6 C7 C8 A7 R-LB# F-WP#/ ACC WE# A8 A11 D2 D3 D4 D5 D6 D7 D8 D9 A3 A6 R-UB# F-RST R-CE2 A19 A12 A15 E2 E3 E4 E5 E6 E7 E8 E9 A2 A5 A18 F-RY/BY# A20 A9 A13 A21 F2 F3 F4 F7 F8 F9 A1 A4 A17 A10 A14 A22 G2 G3 G4 G7 G8 G9 A0 VSS DQ1 DQ6 RFU A16 H2 H3 H4 H5 H6 H7 H8 H9 F-CE# OE# DQ9 DQ3 DQ4 DQ13 DQ15 RFU J2 J3 J4 J5 J6 J7 J8 J9 R-CE1# DQ0 DQ10 F-VCC R-VCC DQ12 DQ7 VSS K3 K4 K5 K6 K7 K8 DQ8 DQ2 DQ11 RFU DQ5 DQ14 L5 L6 RFU RFU Legend Shared Flash Only pSRAM Only Do Not Use/ Reserved for Future Use M1 M10 DNU DNU Note: Top view--balls facing down. The addresses that are shared vary by MCP combination as shown in the table below: June 9, 2010 S71PL-N_00_A11 Flash-only Addresses Shared Addresses S71PL127NB0 A22-A21 A20:A0 S71PL127NC0 A22 A21:A0 S71PL-N MirrorBit(R) MCPs 9 Data 5.4 Sheet S71PL129N--TLA064 Figure 5.5 64-ball Fine-Pitch Ball Grid Array (S71PL129N) A1 A10 DNU DNU B5 B6 RFU RFU C3 C4 C5 C6 C7 C8 A7 R-LB# F-WP#/ ACC WE# A8 A11 Legend D2 D3 D4 D5 D6 D7 D8 D9 A3 A6 R-UB# F-RST R-CE2 A19 A12 A15 E2 E3 E4 E5 E6 E7 E8 E9 A2 A5 A18 F-RY/BY# A20 A9 A13 A21 F2 F3 F4 F7 F8 F9 A1 A4 A17 A10 A14 F-CE2# G2 G3 G4 G7 G8 G9 A0 VSS DQ1 DQ6 RFU A16 H2 H3 H4 H5 H6 H7 H8 H9 F-CE1# OE# DQ9 DQ3 DQ4 DQ13 DQ15 RFU Shared Flash Only pSRAM Only J2 J3 J4 J5 J6 J7 J8 J9 R-CE1# DQ0 DQ10 F-VCC R-VCC DQ12 DQ7 VSS K3 K4 K5 K6 K7 K8 DQ8 DQ2 DQ11 RFU DQ5 DQ14 L5 L6 RFU RFU Do Not Use/ Reserved for Future Use M1 M10 DNU DNU Note: Top view--balls facing down. The addresses that are shared vary by MCP combination as shown in the table below: Flash-only Addresses 10 Shared Addresses S71PL129NB0 A21 A20:A0 S71PL129NC0 -- A21:A0 S71PL-N MirrorBit(R) MCPs S71PL-N_00_A11 June 9, 2010 Da t a Sh ee t Figure 5.6 TLA064 Physical Dimensions D1 A D eD 0.15 C 10 (2X) 9 8 SE 7 7 6 E E1 5 4 eE 3 2 1 M INDEX MARK PIN A1 CORNER B 10 TOP VIEW L K J H G F E D C B A PIN A1 CORNER 7 SD 0.15 C (2X) BOTTOM VIEW A A2 0.20 C A1 C SIDE VIEW 6 0.08 C b 64X 0.15 0.08 M C A B M C NOTES: PACKAGE TLA 064 JEDEC N/A DxE 11.60 mm x 8.00 mm PACKAGE SYMBOL MIN NOM MAX A --- --- 1.20 A1 0.17 --- --- A2 0.81 --- 0.97 NOTE PROFILE BODY SIZE E 8.00 BSC. BODY SIZE D1 8.80 BSC. MATRIX FOOTPRINT E1 7.20 BSC. MATRIX FOOTPRINT MD 12 MATRIX SIZE D DIRECTION ME 10 MATRIX SIZE E DIRECTION 64 0.35 0.40 BALL POSITION DESIGNATION PER JESD 95-1, SPP-010. 4. e REPRESENTS THE SOLDER BALL GRID PITCH. 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME. 6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C. 7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000. BALL DIAMETER eE 0.80 BSC. BALL PITCH 0.80 BSC BALL PITCH 0.40 BSC. SOLDER BALL PLACEMENT A2,A3,A4,A5,A6,A7,A8,A9 DEPOPULATED SOLDER BALLS B1,B2,B3,B4,B7,B8,B9,B10 C1,C2,C9,C10,D1,D10,E1,E10, F1,F5,F6,F10,G1,G5,G6,G10 H1,H10,J1,J10,K1,K2,K9,K10 L1,L2,L3,L4,L7,L8,L9,L10 M2,M3,M4,M5,M6,M7,M8,M9 June 9, 2010 S71PL-N_00_A11 ALL DIMENSIONS ARE IN MILLIMETERS. 3. BALL COUNT 0.45 eD SD / SE 2. BALL HEIGHT 11.60 BSC. n DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. BODY THICKNESS D b 1. S71PL-N MirrorBit(R) MCPs WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS. 9. N/A 10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS. 3352 \ 16-038.22a 11 Data 6. Sheet Revision History Section Description Revision A (March 11, 2005) Initial release Revision A1 (April 27, 2005) Performance Characteristics pSRAM Density table Added 128 Mb pSRAM device Ordering Information and Valid Combination tables Updated options to include 128 Mb pSRAM device Block Diagram Changed chip enable pin from CE#f1 to F1-CE# Physcial Dimensions/Connection Diagrams Replaced VBH084 with TLA084 and VSA084 Replaced VBU056 with TLC056 VCC Power Up Changed tVCS speed from 30 s to 50 s DC Characteristics Changed ICC4 Max. to 50 A Revision A2 (August 18, 2005) Global Removed all references to 56-ball package Performance Characteristis Updated the product selector tables Ordering Information Updated model number Valid Combinations table Added new ordering options Connection Diagram Updated the PL127N connection diagram Updated the PL12xN connection diagram Revision A3 (October 21, 2005) Performance Characteristics Updated the Typical Sector Erase times Revision A4 (November 29, 2005) Global Added the 1.2 mm option to S71PL256ND0 Updated the S29PL-N Flash data sheet Revision A5 (January 3, 2006) Changed the name of in F3 from A14 to A4 in pinout figure of section 3.2 Removed all references to Type 6 pSRAMs from the Product Selector Guide Global Added a document reference table Modified the Package Type and Material options Removed the VSA084 package option Removed the datasheet from the MCP wrapper Revision A6 (April 12, 2006) Global Added pSRAM Type 7 as an option to S71PL127NB0 and S71PL129NB0 Revision A7 (September 6, 2006) Global Updated document to new template. Revision A8 (October 6, 2006) Global Added 32 Mb pSRAM Type 8 to the valid combinations Revision A9 (December 8, 2006) Global Added 64 Mb pSRAM Type 8 to the valid combinations. Revision A10 (June 27, 2008) Global Added OPN S71PL127NB0HHW4U General Description Added 32M pSRAM Type 8 (90 nm) Ordering Information Added Package Type & Material Set ordering option HH Valid Combinations Added Note 4 for parts with pSRAM Type 2 or 7 12 S71PL-N MirrorBit(R) MCPs S71PL-N_00_A11 June 9, 2010 Da t a Sh ee t Section Description Revision A11 (June 9, 2010) Corrected 32 Mb pSRAM Type 8 (90 nm) PID to comspec_02 General Description Clarified that PID pSRAM_32 is for 64 Mb pSRAM Type 8 (130 nm) Added PID SPH064D970R1R for 64 Mb pSRAM Type 8 (90 nm) Product Selector Guide Valid Combinations Clarified that pSRAM Type 8 may be of either 90 nm or 130 nm node for both 32 and 64 Mb Added Note 5 for MCPs with pSRAM Type 8 (90 nm) Added Note 4 to all PL129N and PL256N MCP combinations Colophon The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products. Trademarks and Notice The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document. Copyright (c) 2005-2010 Spansion Inc. All rights reserved. Spansion(R), the Spansion logo, MirrorBit(R), MirrorBit(R) EclipseTM, ORNANDTM, EcoRAMTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners. June 9, 2010 S71PL-N_00_A11 S71PL-N MirrorBit(R) MCPs 13