APEX MICROTECHNOLOGY CORPORATION TELEPHONE (520) 690-8600 FAX (520) 888-3329 ORDERS (520) 690-8601 EMAIL prodlit@apexmicrotech.com
1
FEATURES
DELIVERS UP TO 5A CONTINUOUS OUTPUT
OPERATES AT SUPPLY VOLTAGES UP TO 60V
NO “SHOOT-THROUGH” CURRENT
THERMAL SHUTDOWN (OUTPUTS OFF) AT 160°C
SHORTED LOAD PROTECTION (to VS or PGND or SHORTED
LOAD)
NO BOOTSTRAP CAPACITORS REQUIRED
PROGRAMMABLE ONBOARD PWM
APPLICATIONS
DC BRUSH-TYPE MOTOR DRIVES
POSITION AND VELOCITY SERVOMECHANISMS
FACTORY AUTOMATION ROBOTS
NUMERICALLY CONTROLLED MACHINERY
COMPUTER PRINTERS AND PLOTTERS
FIGURE 1. BLOCK DIAGRAM
DESCRIPTION
The SA56 is a 5-ampere PWM Amplier designed for motion
control applications. The device is built using a multi-technology
process that combines bipolar and CMOS control circuitry with
DMOS power devices in a single monolithic structure. Ideal
for driving DC and stepper motors, the SA56 accommodates
peak output currents up to 10 amperes. An innovative circuit
that facilitates low-loss sensing of the output current has been
implemented. An on-board PWM oscillator and comparator
are used to convert an analog signal into PWM direction of
rotation and magnitude for motor control applications. TTL or
CMOS digital inputs allow direct external control in 2-quadrant
or 4-quadrant modes.
23 PIN SIP
PACkAGE STYLE EX
7%%
7
74
7
(BUF%SJWF
BOE
$POUSPM
"065
#065
$POUSPMMPHJD
BOE
18.(FOFSBUPS
%*4"#-&
%*3
5
-*.
4$
*
4&/
'"6-5
$
18.
7
3&'
18.
4*((/% 1(/%






 




2
2
2
2
4"
1VMTF8JEUI.PEVMBUJPO
"NQMJGJFS
)551888"1&9.*$305&$)$0."1&9
MICROTECHNOLOGY
16-4&8*%5).0%6-"5*0/".1-*'*&3
SA56
APEX MICROTECHNOLOGY CORPORATION 5980 NORTH SHANNON ROAD TUCSON, ARIZONA 85741 USA APPLICATIONS HOTLINE: 1 (800) 546-2739
2
ABSOLUTE MAXIMUM RATINGS
SPECIFICATIONS
SA56
ABSOLUTE MAXIMUM RATINGS SUPPLY VOLTAGE, VDD 5.5V
SUPPLY VOLTAGE, VS 60V
PEAK OUTPUT CURRENT (100mS) 10A
CONTINUOUS OUTPUT CURRENT 5A
POWER DISSIPATION 125W
POWER DISSIPATION (TA = 25°C, Free Air) 10W
JUNCTION TEMPERATURE, TJ(MAX) 150°C
ESD SUSCEPTIBILITY (Logic Pins Only) 1500V
STORAGE TEMPERATURE, TSTG –40°C to +150°C
LEAD TEMPERATURE (Soldering, 10 sec.) 300°C
JUNCTION TEMPERATURE, TJ –40°C to +150°C
NOTE: These specications apply for VS = 50V and VDD = 5V at 25°C, unless otherwise specied.
SPECIFICATIONS
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
VS 12 60 V
VDD 4.5 5.5 V
SWITCH ON RESISTANCE, RDS(ON) Output Current = 5A 0.23 0.6
N-Channel
SWITCH ON RESISTANCE, RDS(ON) Output Current = 5A 0.27 0.6
P-Channel
CLAMP DIODE FORWARD DROP, VCLAMP Clamp Current = 5A 1.43 V
LOGIC LOW INPUT VOLTAGE, VIL -0.5 0.8 V
LOGIC LOW INPUT CURRENT, IIL VIN = –0.1V -10 +10 µA
LOGIC HIGH INPUT VOLTAGE, VIH 2 VDD V
LOGIC HIGH INPUT CURRENT, IIH VIN = 5.5V -10 10 µA
CURRENT SENSE OUTPUT IOUT = 1A 180 240 300 µA
IOUT = 5A .79 1.0 1.32 mA
CURRENT SENSE LINEARITY ERROR 1A ≤ IOUT ≤ 5A ±1 ±5 %
100 mA ≤ IOUT ≤ 5A ±8 %
5A ≤ IOUT ≤ 10A (Peak Currents only) ±8 %
SHUTDOWN TEMPERATURE, TJSD Outputs Turn OFF 160 °C
QUIESCENT SUPPLY CURRENT, IS No Load, FSW = 100kHz 50% DUC 26 50 mA
QUIESCENT SUPPLY CURRENT, IDD No Load, FSW = 100kHz 50% DUC 6 15 mA
OUTPUT TURN-ON DELAY TIME, tDon No Load 200 ns
OUTPUT TURN-ON SWITCHING TIME, ton No Load 41 ns
OUTPUT TURN-OFF DELAY TIMES, tDoff No Load 272 ns
OUTPUT TURN-OFF SWITCHING TIME, toff No Load 46 ns
MINIMUM INPUT PULSE WIDTH, tp No Load 140 ns
(DIGITAL MODE)
REFERENCE VOLTAGE IREF = 1mA 2.3 2.5 2.7 V
Vref OUTPUT CURRENT (Vref 2.5V), IREF Source Only, No current sink capability 1 mA
ANALOG INPUT RANGE FOR Load Current = 400µA 1 4 V
FULL MODULATION
HIGH CURRENT SHUTDOWN RESPONSE Output shorted 250 800 ns
(No bypass capacitor at SCin pin)
THERMAL
RESISTANCE, Junction to Case Full Temperature Range 1 °C/W
RESISTANCE, Junction to Air Full Temperature Range 12.21 °C/W
TEMPERATURE RANGE, Case -40 125 °C
APEX MICROTECHNOLOGY CORPORATION • TELEPHONE (520) 690-8600 • FAX (520) 888-3329 ORDERS (520) 690-8601 EMAIL prodlit@apexmicrotech.com
3
TYPICAL
PERFORMANCE GRAPHS SA56
-PBE$VSSFOUWT5PUBM0O3FTJTUBODF
-PBE$VSSFOU"
5PUBM0O3FTJTUBODF0INT









1BOE/$IBOBU%6$
$MBNQ%JPEF'PSXBSE7PMUBHF%SPQ





%JPEF'PSXBSE7PMUBHF7'7
%JPEF'PSXBSE$VSSFOU*'"
 
.BYJNVN%VUZ$ZDMFGPS
-JOFBS0QFSBUJPOJO"OBMPH.PEF
7477%%7






'SFRVFODZL)[
%VUZ$ZDMF
/PMPBE
ř"-PBE
, , , ,
$18.WT'48BU7BSZJOH5FNQFSBUVSFT
,
,
,
.
 , ,
$18.Q'
'SFRVFODZ)[
'48!$
'48!$
'48!$
'SFRVFODZWT$18.
,
,
,
.
 , ,
$18.Q'
'SFRVFODZ)[
7%%7747
%6$WT"OBMPH*OQVU










"OBMPH*OQVU7
%VUZ$ZDMF
"065
#065
74VQQMZ$VSSFOU7%%WT5FNQFSBUVSF
!L)[%6$
7%%7


  
5FNQFSBUVSF$
*
%%
N"
747
747
747
4VQQMZ$VSSFOU74WT5FNQFSBUVSF
!L)[%6$
7%%7



  
5FNQFSBUVSF$
4VQQMZ$VSSFOUN"
747
747
747
74VQQMZ$VSSFOU*%%WT'SFRVFODZ






'SFRVFODZL)[
4VQQMZ$VSSFOU*
%%
"
      
4VQQMZ$VSSFOU*4WT'SFRVFODZ







'SFRVFODZL)[
4VQQMZ$VSSFOU*4"
      
74VQQMZ$VSSFOU*%%WT4VQQMZ7PMUBHF74






747
*%%N"
!L)[%6$
     
4VQQMZ$VSSFOU*4WT4VQQMZ7PMUBHF74
!L)[%6$




747
*
4
N"
      
APEX MICROTECHNOLOGY CORPORATION 5980 NORTH SHANNON ROAD TUCSON, ARIZONA 85741 USA APPLICATIONS HOTLINE: 1 (800) 546-2739
4
TYPICAL
PERFORMANCE GRAPHS
SA56
73&'WT5&.1&3"563&












5FNQFSBUVSF$
73&'
7
      
*-0"%*4&/4&3"5*0WT*-0"%
*-0"%"
*-0"%*4&/4&
%6$*4&/4&"











$ $
$
$
$
*4&/4&WT*-0"%
*-0"%"
*4&/4&N"





$
$
$
$
$
7BSZJOH5FNQFSBUVSFT
!%6$*4&/4&"
*
-0"%
*
4&/4&
3"5*0WT*
-0"%
*
-0"%
"
*
-0"%
*
4&/4&






 $
$
$
$
$
!%6$*4&/4&#
*4&/4&WT*-0"%
*-0"%"
*4&/4&N"
7BSZJOH5FNQFSBUVSFT
!%6$*4&/4&#





$
$
$
$
$
*-0"%*4&/4&WT*-0"%










*-0"%"
*-0"%*4&/4&
%6$*4&/4&#
%6$*4&/4&"
*-0"%WT*4&/4&





*-0"%"
*4&/4&N"
%6$*4&/4&"
%6$*4&/4&#
*-0"%WT3%40/
*-0"%"
3%40/0IN










3%40/°C
3%40/°C
3%40/°C
3%40/°C
%6$GPS1$IBOOFM
3%40/°C
*-0"%WT3%40/
*-0"%"
%6$GPS/$IBOOFM
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
0 54321
RDSON = -25°C
RDSON = 0°C
RDSON = 50°C
RDSON = 85°C
RDSON = 125°C
3%40/0IN
APEX MICROTECHNOLOGY CORPORATION • TELEPHONE (520) 690-8600 • FAX (520) 888-3329 ORDERS (520) 690-8601 EMAIL prodlit@apexmicrotech.com
5
OPERATING
CONSIDERATIONS SA56
GENERAL
Please read "SA56 Design Ideas" that covers the various
SA56 applications in considerable detail. Also see Application
Note 1 "General Operating Considerations" which covers stabil-
ity, power supplies, heat sinking, mounting, and specication
interpretation. Visit www.apexmicrotech.com for design tools
that help automate tasks such as calculations for stability,
internal power dissipation, current limit, heat sink selection,
Apex's complete Application Notes library, Technical Seminar
Workbook and Evaluation Kits.
GROUND PINS
The two SIGGND pins, 9 & 10, are for input signal grounds.
Pins 1 and 23, PGND, are power grounds. The PGND & SIGGND
pins are connected at one point inside the IC. It is also recom-
mended the user connect both pins at a single point on the board
in a way that no current ows through that connection.
POWER SUPPLY BYPASSING
Bypass capacitors to power supply terminals VS and VDD must
be connected physically close to the pins to prevent erratic,
low-efciency operation and excessive ringing at the outputs.
Electrolytic capacitors, at least 10 μF per output ampere are
required for suppressing VS to PGND noise. High quality ceramic
capacitors (X7R) 1 μF or greater should also be used. Only ca-
pacitors rated for switching applications should be considered.
The bypass capacitors must be located as close to the power
supply pins as possible. Due to the very fast switching times
of the outputs, the inductance of 1 inch of circuit trace could
cause noticeable degradation in performance. The bypassing
requirements of VDD are less stringent, but still necessary. A
0.1 μF to 0.47 μF capacitor connected directly between the
VDD and SIGGND pins will sufce.
PIN DESCRIPTIONS
Pin # Name Description
1,23 PGND Power high current ground return path of the
motor.
2,3 BOUT Half bridge output B
4,5, VS High voltage supply
19,20
6 SC The short-circuit protection circuits will sense
a direct short from either output (AOUT or
BOUT) to PGND or VS – as well as across the
load. If the high-current protection circuit
engages it will place all four MOSFETs in the
tristate state (high-impedance output). The
SC output, pin 6, will go HIGH though not
latch, thereby denoting that this protection
feature has been triggered.
7 TLIM Temperature limit, CMOS. This pin can be
used as a ag for an over-temperature con-
dition. Under normal operation this pin will
be logic low. When a junction temperature
exceeds approximately 160°C this pin will
change to logic high and the output will be
latched off. Grounding this pin disables over
temperature protection. This pin should be
left open if over temperature protection is
desired but the ag is not used.
8 ISEN Current Sense output and programmable
current limit. A current proportional to the
output current is sourced by this pin. Typi-
cally this pin is connected to a resistor for
programmable current limit or transconduc-
tance operation.
9,10 SIGGND Ground connection for all internal digital and
low-current analog circuitry.
11 FAULT This pin latches high whenever the four
MOSFETs have been placed in the tristate
condition which occurs when either the
high-current or the thermal protection has
engaged.
12 CPWM An external timing capacitor is connected to
this pin to set the frequency of the internal
oscillator and ramp generator for analog
control mode. The capacitor value (pF)
= 4.05x107/FSW, where FSW = the desired
switching frequency. This pin is grounded
for digital control mode.
13,14 VDD 5V supply for input logic and low voltage
analog circuitry.
15 VREF Reference voltage. Can be used at low cur-
rent for biasing analog loop circuits.
16 DIR Direction of rotation control; In 2 quadrant,
digital control, determines the active output
FETs. This pin should be grounded in analog
control mode.
17 PWM CMOS/TTL input for digital PWM control, or
1-4V analog input for duty cycle control in
analog control mode.
18 DISABLE Following a fault, pulling the DISABLE pin
HIGH and then LOW will reset a latched
fault condition. (When pulled HIGH, all four
output MOSFETs are disabled. A logic LOW
on this pin allows the four output FETs to
function normally.) When the DISABLE and
FAULT pins are tied to a microcontroller, the
FAULT pin will generate an interrupt in the
microcontroller, so that the interrupt, can in
turn, generate a pulse on the DISABLE pin.
When a fault occurs, the SA56 fault circuitry
will be reset.
21,22 AOUT Half bridge output A
APEX MICROTECHNOLOGY CORPORATION 5980 NORTH SHANNON ROAD TUCSON, ARIZONA 85741 USA APPLICATIONS HOTLINE: 1 (800) 546-2739
6
OPERATING
CONSIDERATIONS
SA56
MODES OF OPERATION
The following chart shows the 3 modes of operation.
Mode CPWM
pin 12
PWM
pin 17
DIR
pin 16
AOUT
pins 21, 23
BOUT
pins 2, 3
2 Quadrant – Analog Mode Connect ca-
pacitor to set
frequency
Analog control
voltage
(1 – 4V)
Low (SIGGND) Control voltage
greater than VREF:
(AOUT – BOUT)< 0
average
voltage
Control voltage
greater than VREF:
(BOUT – AOUT)> 0
average
voltage
2 Quadrant – Digital Mode SIGGND Modulation In High (VDD) High (VS) PWM
SIGGND Modulation In Low (SIGGND) PWM High (VS)
4 Quadrant – Digital Mode SIGGND High (VDD) Modulated In DIR DIR
4-QUADRANT - ANALOG MODE
The SA56 can operate in 4-quadrant mode with analog or
digital inputs. In the analog mode, the capacitor from CPWM to
SIGGND sets the frequency of an internal triangular ramp sig-
nal. See Figure 2. An analog voltage applied to the PWM pin
is compared to a 2.5 volt reference within the SA56 thereby
governing the duty cycle of the output. Note that the analog
pin DIR pin 16 is connected to signal ground (SIGGND).
OPERATING WITH DIGITAL INPUTS
Two and 4-quadrant operation are possible with the SA56
when driven with a digital PWM signal from a microcontroller or
DSP. When using a digital modulation signal, tie the CPWM pin
to SIGGND to disable the internal oscillator and ramp generator.
When operating in the digital mode, pulse widths should be no
less than 100 ns and the switching frequency should remain
less than 500 kHz. This will allow enough time for the output
MOSFETs to reach their full on and off states before receiving
a command to reverse state.

"
065
#
065
7
4
1
(/%
4$
3
4&/4&






$
$




%*4"#-&
'"6-5
18.
7
3&'
$
18.
 

7
%%

%*3
$
7
%%
7
4
4"
5
-*.
*
4&/
'*(63&m26"%3"/5"/"-0(01&3"5*0/
$
.PUPS
"OBMPH$POUSPM
7PMUBHF7
4*(
(/%
1
(/%
4*(
(/%
2-QUADRANT - DIGITAL MODE
Two-quadrant operation of the FETs is realized by driving
PWM pin 17 of the SA56 with a digital PWM signal supplied
by a microcontroller or DSP, as depicted in Figure 3. When
using a digital modulation signal, connect the CPWM pin to
SIGGND to disable the internal oscillator and its companion
ramp generator.
A digital PWM signal applied to the PWM pin controls the
output duty cycle at one output pin while the other output pin is
held "HIGH". The input at the DIR pin (VDD or SIGGND) governs
the output behavior. If DIR is a logic HIGH, the AOUT output
will be held high and the BOUT output will be switched as the
complement of the PWM input signal. The average output at
AOUT will always be greater than at BOUT. Whereas if DIR is a
logic LOW, the BOUT output will be held "HIGH" and the AOUT
output will be switched.
Operating in two-quadrant mode reduces switching noise
and power dissipation, but limits the ability to control the motor
at very low speed.

"
065
#
065
7
4
1
(/%
4$
3
4&/4&






$
$




%*4"#-&
'"6-5
18.
7
3&'
$
18.
 

7
%%

%*3
$
7
%%
7
4
4"
5
-*.
*
4&/
'*(63&26"%3"/5m%*(*5"-.0%&
$
.PUPS
7%%PS4*((/%
4*(
(/%
1
(/%
4*(
(/%
+
APEX MICROTECHNOLOGY CORPORATION • TELEPHONE (520) 690-8600 • FAX (520) 888-3329 ORDERS (520) 690-8601 EMAIL prodlit@apexmicrotech.com
7
This data sheet has been carefully checked and is believed to be reliable, however, no responsibility is assumed for possible inaccuracies or omissions. All specifications are subject to change without notice.
SA56U REV A FEBRUARY 2007 © 2007 Apex Microtechnology Corp.
4 QUADRANT DIGITAL MODE
During four-quadrant operation a single digital PWM input
includes magnitude and direction information. The digital PWM
input signal is applied to the DIR pin, as shown in Figure 4,
and the PWM pin is tied HIGH to VDD. Both pairs of output
MOSFETs will switch in a locked, complementary fashion.
With a 50% duty cycle the average voltage of outputs
AOUT and BOUT will be the same, which is half of VS so that the
average differential voltage over each period applied to the
load will therefore be zero.
Four-quadrant operation allows for smooth transitions
through zero current for low-speed applications. However,
power dissipation is slightly higher than in two-quadrant opera-
tion since all four output MOSFETs must switch every cycle.
BRAkING – DIGITAL MODE
Under digital control, the SA56 can rapidly decelerate the
motor by shunting the winding currents through the output
MOSFETs. Logic LOW on the PWM input both A and B out-
puts high. The motor winding current circulates through the on
resistance of the MOSFETs quickly slowing the motor.
The winding current can be monitored with the ISEN pin
during the braking of the motor. However, the current during
braking circulates in the normal forward direction through one
output MOSFET and is in the reverse in the other MOSFET.
The current sense feature can measure only forward currents.
The logic input on the DIR pin dictates which output MOSFET
is used for sensing the forward current during braking.
PROTECTION CIRCUITS
The most severe condition for any power device is a direct,
hard-wired ("screwdriver") short from an output to ground.
While the short-circuit protection will latch the output MOSFETs
within 500 ns (typical), the die and package may be required to
dissipate up to 500 Watts of power until the protection circuits
are activated.
This energy can be destructive, particularly at higher operat-
ing voltages, so sound thermal design is critical if fault tolerance
is to be established in the design. The VS and PGND pins may
become very hot during this period of high current.
Thermal and short-circuit protection are included in the
SA56 to prevent damage in the event that faults occur as
described below:
OPERATING
CONSIDERATIONS SA56
Short-circuit protection The short-circuit protection circuits
will sense a direct short from either output (AOUT or BOUT) to
PGND or VS as well as across the load. If the high-current
protection circuit engages, it will place all four MOSFETs in
the tristate state (high-impedance output). The SC output, pin
6, will go HIGH though not latch, thereby denoting that this
protection feature has been triggered.
Over-current protection When the current on the high side
goes above 10 amperes peak, the over-current circuit tristates
so that the four MOSFETs go into a latched fault condition.
Thermal protection The thermal protection circuits will en-
gage if the temperature of any of the four MOSFETs reaches
approximately 160°C. If this occurs, the FAULT output pin will
go HIGH. If the thermal protection circuit engages, it will place
all four MOSFETs in the tristate state (high-impedance output).
The TLIM output which is normally LOW will go HIGH, though
not latch, thereby denoting which of the protection features
has been triggered.
PROGRAMMABLE CURRENT LIMIT
The ISEN pin sources a current proportional to the forward
output current of the active P channel output MOSFET. The
proportionality is approximately 200 microamperes per ampere
of output current. Note that the ISEN output is blocked during
the switching transitions when current spikes are likely to be
signicant.
To create a programmable current limit, connect a resistor
from ISEN to SIGGND. If the voltage across this resistor exceeds
an internally-generated 2.75V threshold, all four output MOS-
FETs will be turned off for the remainder of the switching cycle.
A 2.7k-Ohm resistor will set the current limit at approximately
5 amperes.
The ISEN output can also be used for maintaining a current
control loop in torque motor applications.
CURRENT SENSE LINEARITY CALCULATION
The current sense linearity is specied in the table on page
2 and is calculated using the method described below:
a) Dene a straight line (y = mx + b) joining the two end data
points where, m is the slope and b is the offset or zero
crossover. Calculate the slope m and offset c using the
extreme data points. Assume ISENSE in the y axis and ILOAD
in the x axis.
b) Calculate linear ISEN (or ideal ISENSE value, ISIDEAL) using
the straight line equation derived in step (a) for the ILOAD
data points.
c) Determine deviation from linear ISEN (step (b) and actual
measured ISENSE value (ISACTUAL) as shown below:
-JOFBSJUZ&SSPS *4*%&"-m*4"$56"-
*4*%&"-
Y

"065
#065
74
1(/%
4$
34&/4&






$
$




%*4"#-&
'"6-5
18.
73&'
$18.
 

7%%

%*3
$
7%% 74
4"
5-*.
*4&/
'*(63&26"%3"/5m%*(*5"-.0%&
$
.PUPS
7%% 4*((/%
1(/%
4*((/%
+