SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 D Integrated Transient Voltage Suppression D ESD Protection for Bus Terminals Exceeds: D D D D D D D D D D D 30 kV IEC 61000-4-2, Contact Discharge 15 kV IEC 61000-4-2, Air-Gap Discharge 15 kV EIA/JEDEC Human Body Model Circuit Damage Protection of 400-W Peak (Typical) Per IEC 61000-4-5 Controlled Driver Output-Voltage Slew Rates Allow Longer Cable Stub Lengths 250-kbps in Electrically Noisy Environments Open-Circuit Fail-Safe Receiver Design 1/4 Unit Load Allows for 128 Devices Connected on Bus Thermal Shutdown Protection Power-Up/-Down Glitch Protection Each Transceiver Meets or Exceeds the Requirements of TIA/EIA-485 (RS-485) and ISO/IEC 8482:1993(E) Standards Low Disabled Supply Current 300 A Max Pin Compatible With SN75176 Applications: - Industrial Networks - Utility Meters - Motor Control description SN65LBC184D (Marked as 6LB184) SN75LBC184D (Marked as 7LB184) SN65LBC184P (Marked as 65LBC184) SN75LBC184P (Marked as 75LBC184) (TOP VIEW) R RE DE D The SN75LBC184 and SN65LBC184 can withstand overvoltage transients of 400-W peak (typical). The conventional combination wave called out in IEC 61000-4-5 simulates the overvoltage transient and models a unidirectional surge caused by overvoltages from switching and secondary lightning transients. 8 2 7 3 6 4 5 VCC B A GND functional logic diagram (positive logic) 3 DE 4 D 2 RE The SN75LBC184 and SN65LBC184 are differential data line transceivers in the trade-standard footprint of the SN75176 with built-in protection against high-energy noise transients. This feature provides a substantial increase in reliability for better immunity to noise transients coupled to the data cable over most existing devices. Use of these circuits provides a reliable low-cost direct-coupled (with no isolation transformer) data line interface without requiring any external components. 1 6 1 R 7 A B Bus V VP 1/2 VP 1.2 s 50 s t Figure 1. Surge Waveform -- Combination Wave Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2009, Texas Instruments Incorporated !"#$ % &'!!($ #% )'*+&#$ ,#$(!,'&$% &!" $ %)(&&#$% )(! $.( $(!"% (/#% %$!'"($% %$#,#!, 0#!!#$1- !,'&$ )!&(%%2 ,(% $ (&(%%#!+1 &+',( $(%$2 #++ )#!#"($(!%- POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 description (continued) A biexponential function defined by separate rise and fall times for voltage and current simulates the combination wave. The standard 1.2 s/50 s combination waveform is shown in Figure 1 and in the test description in Figure 15. The device also includes additional desirable features for party-line data buses in electrically noisy environment applications including industrial process control. The differential-driver design incorporates slew-rate-controlled outputs sufficient to transmit data up to 250 kbps. Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled and faster voltage transitions. A unique receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). The SN75LBC184 and SN65LBC184 receiver also includes a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus. The SN75LBC184 is characterized for operation from 0C to 70C. The SN65LBC184 is characterized from -40C to 85C. schematic of inputs and outputs VCC A Port Only 16 k 12 A Nominal 72 k A or B I/O 16 k B Port Only 12 A Nominal 2 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 DRIVER FUNCTION TABLE INPUT ENABLE D DE A OUTPUTS H H H L L H L H X L Z Z B H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off) RECEIVER FUNCTION TABLE DIFFERENTIAL INPUTS ENABLE OUTPUT A-B RE R VID 0.2 V -0.2 V < VID < 0.2 V L H L ? VID - 0.2 V X L L H Z Open L H H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off) AVAILABLE OPTIONS PACKAGE TA PLASTIC SMALL-OUTLINE (JEDEC MS-012) PLASTIC DUAL-IN-LINE PACKAGE (JEDEC MS-001) 0C to 70C SN75LBC184D SN75LBC184P -40C to 85C SN65LBC184D Add R suffix for taped and reel. SN65LBC184P logic symbol DE RE D 3 2 EN1 EN2 1 4 1 R 1 6 7 A B 2 This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Continuous voltage range at any bus terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -15 V to 15 V Data input/output voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 7 V Receiver output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Electrostatic discharge: Contact discharge (IEC61000-4-2) A, B, GND (see Note 2) . . . . . . . . . . . . . . 30 kV Air discharge (IEC61000-4-2) A, B, GND (see Note 2) . . . . . . . . . . . . . . 15 kV Human body model (see Note 3) A, B, GND (see Note 2) . . . . . . . . . . . . . . 15 kV All pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 kV All terminals (Class 3A) (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 kV All terminals (Class 3B) (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 V Electrical Fast Transient/Burst (IEC 61000-4-4) A, B, GND . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 kV Continuous total power dissipation (see Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Internally Limited Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal. 2. GND and bus terminal ESD protection is beyond readily available test equipment capabilities for IEC 61000-4-2, EIA/JEDEC test method A114-A and MIL-STD-883C method 3015. Ratings listed are limits of test equipment; device performance exceeds these limits. 3. Tested in accordance with JEDEC Standard 22, Test Method A114-A and IEC 60749-26. 4. The driver shuts down at a junction temperature of approximately 160C. To operate below this temperature, see the Dissipation Rating Table. DISSIPATION RATING TABLE TA 25C 25 C POWER RATING DERATING FACTOR ABOVE TA = 25C TA = 70 70_C C POWER RATING TA = 85 85_C C POWER RATING D 725 mW 5.8 mW/C 464 mW 377 mW P 1150 mW 9.2 mW/C 736 mW 598 mW PACKAGE recommended operating conditions Supply voltage, VCC Voltage at any bus terminal (separately or common mode), VI or VIC High-level input voltage, VIH D, DE, and RE Low-level input voltage, VIL D, DE, and RE MIN TYP MAX UNIT 4.75 5 5.25 V 12 V -7 2 Differential input voltage, |VID| Driver High-level output current, IOH V mA mA 60 Receiver 4 SN75LBC184 0 SN65LBC184 -40 The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet. POST OFFICE BOX 655303 V 12 -8 Operating free-air temperature, TA 4 0.8 -60 Receiver Driver Low-level output current, IOL V * DALLAS, TEXAS 75265 mA 70 C 85 C SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 DRIVER SECTION electrical characteristics over recommended operating conditions (unless otherwise noted) ALTERNATE SYMBOLS PARAMETER TEST CONDITIONS DE = RE = 5 V, No Load RE = 5 V, MIN ICC Supply current NA DE = 0 V, No Load IIH IIL High-level input current (D, DE, RE) NA Low-level input current (D, DE, RE) NA VI = 2.4 V VI = 0.4 V -50 VO = -7 V -250 IOS Short-circuit output current (see Note 5) NA IOZ High-impedance output current NA VO Output voltage VOC(PP) Peak-to-peak change in commonmode output voltage during state transitions VOC Common-mode output voltage |VOC(SS)| Magnitude of change, commonmode steady-state output voltage |VOD| Magnitude of differential output voltage |VA - VB| |VOD| Change in differential voltage magnitude between logic states TYP MAX 12 25 mA 175 300 A 50 A A -120 VO = VCC 250 VO = 12 V Voa, Vob NA 0 IO = 0 See Figures 5 and 6 See Figure 4 |Vos - Vos| See Figure 5 Vo IO = 0 RL = 54 , ||Vt| - |Vt|| RL = 54 mA 250 See Receiver II |Vos| UNIT VCC 0.8 1 1.5 See Figure 4 mA V V 3 V 0.1 V 6 V 1.5 V 0.1 V All typical values are measured with TA = 25C and VCC = 5 V. NOTE 5: This parameter is measured with only one output being driven at a time. switching characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT td(DH) td(DL) Differential output delay time, low-to-high-level output 1.3 s Differential-output delay time, high-to-low-level output 1.3 s tPLH tPHL Propagation delay time, low-to-high-level output 1.3 s 0.5 1.3 s tsk(p) tr Pulse skew (| td(DH) - td(DL) |) 75 150 ns 0.25 1.2 s tf tPZH Fall time, single ended 0.25 1.2 s Output enable time to high level RL = 110 , See Figure 2 3.5 s tPZL tPHZ Output enable time to low level RL = 110 , See Figure 3 3.5 s Output disable time from high level RL = 110 , See Figure 2 2 s tPLZ Output disable time from low level RL = 110 , See Figure 3 2 s Propagation delay time, high-to-low-level output RL = 54 , See Figure 5 0.5 CL = 50 pF, Rise time, single ended POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 RECEIVER SECTION electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER ICC TEST CONDITIONS Supply current (total package) DE = RE = 0 V, No Load RE = 5 V, No Load DE = 0 V, II Input current Other input = 0 V IOZ Vhys High-impedance-state output current VO = 0.4 V to 2.4 V VIT + VIT- Positive-going input threshold voltage VI = 12 V VI = 12 V, VI = - 7 V VI = - 7 V, MIN MAX 3.9 mA 300 A 250 -200 VCC = 0 100 -200 Figure 7 A mV 200 Negative-going input threshold voltage A A -200 70 IOH = - 8 mA IOL = 4 mA UNIT 250 VCC = 0 Input hysteresis voltage VOH High-level output voltage VOL Low-level output voltage All typical values are at VCC = 5 V, TA = 25C. TYP mV mV 2.8 V Figure 7 0.4 V switching characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS tPLH tPHL Propagation delay time, low-to-high-level output tsk(p) tr Pulse skew (| tpHL - tpLH |) tf tPZH Fall time, single ended tPZL tPHZ Output enable time to low level tPLZ Output disable time from low level 6 Propagation delay time, high-to-low-level output CL = 50 pF, MIN TYP See Figure 7 Rise time, single ended MAX UNIT 150 ns 150 ns 50 ns 20 See Figure 7 Output enable time to high level See Figure 8 Output disable time from high level POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 ns 20 ns 100 ns 100 ns 100 ns 100 ns SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 PARAMETER MEASUREMENT INFORMATION Output 3V S1 Input 1.5 V 1.5 V 0 or 3 V Generator (see Note A) RL = 110 CL = 50 pF (see Note B) 0V 0.5 V tPZH VOH 50 Output 2.3 V tPHZ TEST CIRCUIT Voff 0 V VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle, tr 10 ns, tf 10 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 2. Driver tPZH and tPHZ Test Circuit and Voltage Waveforms 5V S1 3V Input RL = 110 1.5 V 0V Output 0 or 3 V Generator (see Note A) 1.5 V tPZL tPLZ CL = 50 pF (see Note B) 50 2.3 V Output 5V 0.5 V VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle, tr 10 ns, tf 10 ns, ZO = 50 . B. CL includes probe and jig capacitance. Figure 3. Driver tPZL and tPLZ Test Circuit and Voltage Waveforms A D Input 27 VOD IO(A) 27 II VO(A) Output B VOC IO(B) CL VO(B) CL NOTES: A. Resistance values are in ohms and are 1% tolerance. B. CL includes probe and jig capacitance. Figure 4. Driver Test Circuit, Voltage, and Current Definitions POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 7 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 PARAMETER MEASUREMENT INFORMATION 3V Input 50% 50% 0V tPHL tPLH VO(A) 10% 90% 50% 90% 50% tr tf tPHL 90% VO(B) 50% 10% 10% 3.5 V 2.3 V 1V 50% 10% tr td(DH) tPLH 90% 3.5 V 2.3 V 1V tf td(DL) 2.5 V 0V -2.5 V VOD VOC VOC(PP) VOC(SS) Figure 5. Driver Timing, Voltage and Current Waveforms 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 PARAMETER MEASUREMENT INFORMATION A 27 VOD D 27 Output B Inputs VOC DE CL CL 3V DE 0V Inputs 3V D 0V Output VOC(PP) NOTES: A. Resistance values are in ohms and are 1% tolerance. B. CL includes probe and jig capacitance ( 10%). Figure 6. Driver VOC(PP) Test Circuit and Waveforms II A Input VI B 1.5 V Inputs RE 50% VO 50 pF (see Note A) Output 3V 1.5 V 0V 50% tPLH Output IO R VID tPHL 90% 10% tr NOTE A: This value includes probe and jig capacitance ( 10%). 90% 10% VOH 50% VOL tf Figure 7. Receiver tPLH and tPHL Test Circuit and Voltage Waveforms POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 9 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 PARAMETER MEASUREMENT INFORMATION 5V A 620 0 V or 3 V R 1.5 V B RE 620 50 pF (see Note A) VO Input 3V A 0V 3V Inputs RE 3V 1.5 V 0V tPHZ Output VO tPZH 0.5 V 0V tPLZ 0.5 V tPZL 2.5 V VOH 2.5 V 0.5 V 0.5 V NOTE A: This value includes probe and jig capacitance ( 10%). Figure 8. Receiver tPZL, tPLZ, tPZH, and tPHZ Test Circuit and Voltage Waveforms 10 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 VOL SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 TYPICAL CHARACTERISTICS DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE DRIVER PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE 800 RL = 54 2.5 tpd - Driver Propagation Delay Time - ns VOD - Driver Differential Output Voltage - V 3.0 VCC = 5.25 V VCC = 5 V 2.0 VCC = 4.75 V 1.5 1.0 -40 -20 0 20 40 60 780 760 tPHL 740 720 tPLH 700 680 660 640 -40 80 TA - Free-Air Temperature - C -20 Figure 9 40 60 80 DIFFERENTIAL OUTPUT VOLTAGE vs OUTPUT CURRENT 900 4.5 4.0 VOD - Differential Output Voltage - V 800 tt - Driver Transition Time - ns 20 Figure 10 DRIVER TRANSITION TIME vs FREE-AIR TEMPERATURE tf 700 tr 600 500 400 300 -40 0 TA - Free-Air Temperature - C -20 0 20 40 60 80 TA - Free-Air Temperature - C 3.5 3.0 VCC = 5.5 V 2.5 VCC = 4.5 V 2.0 1.5 VCC = 5 V 1.0 0.5 0.0 0 10 20 30 40 50 60 70 80 90 100 IO - Output Current - mA Figure 11 Figure 12 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 11 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 TYPICAL CHARACTERISTICS RECEIVER INPUT CURRENT vs INPUT VOLTAGE 0.25 I(I) - Receiver Input Current - mA 0.20 0.15 0.10 0.05 -0.00 A, B (VCC = 0 V) -0.05 B (VCC = 5 V) -0.10 A (VCC = 5 V) -0.15 -0.20 -10 -5 0 5 10 15 VI - Input Voltage - V Figure 13 APPLICATION INFORMATION SN65LBC184 SN75LBC184 SN65LBC184 SN75LBC184 RT RT Up to 128 Transceivers NOTE A: The line should be terminated at both ends in its characteristic impedance (RT = ZO). Stub lengths off the main line should be kept as short as possible. Figure 14. Typical Application Circuit 12 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 APPLICATION INFORMATION 'LBC184 test description The 'LBC184 is tested against the IEC 61000-4-5 recommended transient identified as the combination wave. The combination wave provides a 1.2-/50-s open-circuit voltage waveform and a 8-/20-s short-circuit current waveform shown in Figure 15. The testing is performed with a combination/hybrid pulse generator with an effective output impedance of 2 . The setup for the overvoltage stress is shown in Figure 16 with all testing performed with power applied to the 'LBC184 circuit. NOTE High voltage transient testing is done on a sampling basis. VI(peak) II(peak) 0.5 VP 0.5 IP 1.2 s 8 s t 50 s t 20 s Figure 15. Short-Circuit Current Waveforms The 'LBC184 is tested and evaluated for both maximum (single pulse) as well as life test (multiple pulse) capabilities. The 'LBC184 is evaluated against transients of both positive and negative polarity and all testing is performed with the worst-case transient polarity. Transient pulses are applied to the bus pins (A & B) across ground as shown in Figure 16. Key Tech 1.2/50 - 8/20 Combination Pulse Generator 2- Internal Impedance High 3 Low IP 41.9 7 Impedance Matching and Wave Shaping VP 5 B/A SN75LBC184 GND Figure 16. Overvoltage-Stress Test Circuit An example waveform as seen by the 'LBC184 is shown in Figure 17. The bottom trace is current, the middle trace shows the clamping voltage of the device and the top trace is power as calculated from the voltage and current waveforms. This example shows a peak clamping voltage of 33.6 V and peak current of 16 A, thus yielding an absorbed peak power of 538 W. NOTE A circuit reset may be required to ensure normal data communications following a transient noise pulse of greater than 250 W peak. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 13 SLLS236G - OCTOBER 1996 - REVISED FEBRUARY 2009 APPLICATION INFORMATION Power 538 W Peak 0 33.6 V Peak, VI(peak) Clamping Voltage 0 16 A Peak, II(peak) Input Current 0 0 20 40 60 80 100 120 140 160 180 t - 20 s/Div Figure 17. Typical Surge Waveform Measured At Terminals 5 and 7 14 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 PACKAGE OPTION ADDENDUM www.ti.com 12-Feb-2009 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty SN65LBC184D ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN65LBC184DG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN65LBC184DR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN65LBC184DRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN65LBC184P ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN65LBC184PE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN75LBC184D ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN75LBC184DG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN75LBC184DR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN75LBC184DRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN75LBC184P ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN75LBC184PE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 12-Feb-2009 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 12-Feb-2009 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN65LBC184DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 SN75LBC184DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 12-Feb-2009 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN65LBC184DR SOIC D 8 2500 340.5 338.1 20.6 SN75LBC184DR SOIC D 8 2500 340.5 338.1 20.6 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated