MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
M
agnaChip Se
miconductor L
td
.
1
Parameter
V
alue
Unit
V
DS
@
T
j,max
850
V
R
DS(on),max
0.65
Ω
V
TH
,typ
3
V
I
D
8
A
Q
g,typ
25.8
nC
Order Code
Marking
T
emp. Range
Package
Packing
RoHS Status
MM
F80R
650
PTH
8
0R650
P
-55 ~ 150
℃
TO
-
220F
T
ube
Halogen Free
MM
F80R650P
800
V
0.65
Ω
N-channel MOSFET
Description
MMF8
0R650
P
is power MOSFET
using magnachip
’
s advan
ced super ju
nction technology
that can
realize v
ery low on-resistance and ga
te charge. It
will provide
much high ef
ficiency by usi
ng
optimized char
ge coupling technolo
gy
. These u
ser friendl
y devices give an
advantage of Low
EMI to
designers as w
ell as low
switching loss.
Features
Low Pow
er Loss by High Speed Sw
itching
and
Low
On
-Resistance
100%
Av
alanche
T
es
ted
Green Packa
ge
–
Pb Free Plating, Halo
gen Free
Key Parameters
Ordering Informatio
n
Applications
PFC Pow
er Supply Stages
Switching
Applications
Adapter
Motor Control
DC
–
DC Converters
D
G
S
G
D
S
Package & Internal
Circui
t
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
M
agnaChip Se
miconductor L
td
.
2
Parameter
Symbol
Rating
Unit
Note
Drain
–
Source vol
tage
V
DSS
8
00
V
Gate
–
Source vol
tage
V
GSS
±
30
V
Continuous drain
current
(1)
I
D
8
A
T
C
=25
℃
5.05
A
T
C
=100
℃
Pulsed drain cu
rrent
(2
)
I
DM
24
A
Power dissi
pation
P
D
32
W
Single - pulse aval
anche energy
E
AS
340
mJ
MOSFE
T dv/dt rugged
ness
dv/dt
50
V/ns
Diode dv
/dt ruggedness
(3
)
dv/dt
15
V/ns
Storage tempera
ture
T
stg
-55 ~150
℃
Maximum operatin
g junction
temperature
T
j
150
℃
1)
I
D
limited by maximum junction temperature.
2)
Pulse width t
P
limited by T
j,m
ax
3)
I
SD
≤
I
D
, V
DS peak
≤
V
(
BR)DSS
Parameter
Symbol
V
alue
Unit
Thermal resistanc
e, junction-case max
R
thjc
3.9
℃
/W
Thermal resistanc
e, junction-ambient max
R
thja
62.5
℃
/W
Thermal Character
istics
Absolute Maximum
Rating (T
c=25
℃
unless oth
erwise specified)
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
3
Parameter
Symbol
Min.
T
yp.
Max.
Unit
T
est Condition
Drain
–
Source
Breakdow
n voltage
V
(BR)D
SS
8
00
-
-
V
V
GS
= 0V
,
I
D
=0.25mA
Gate
Threshold V
oltage
V
GS
(th)
2.0
3
.0
4.0
V
V
DS
= V
GS,
I
D
=0.25mA
Zero Gate V
oltage
Drain Current
I
D
SS
-
-
1
μ
A
V
DS
=
8
00
V
,
V
GS
= 0V
Gate Leakage
Current
I
GSS
-
-
100
nA
V
GS
=
±3
0V
,
V
DS
=0V
Drain-Source On
State Resistance
R
DS(ON)
-
0.56
0.65
Ω
V
GS
= 10V
, I
D
=
5.1A
Parameter
Symbol
Min.
T
yp.
Max.
Unit
T
est Condition
Input Capacitance
C
iss
-
823
-
pF
V
DS
= 25V
, V
GS
= 0V
,
f = 1.0M
Hz
Output Capacitance
C
oss
-
689
-
Reverse
T
ransfer Capacitance
C
rss
-
29
-
Effectiv
e Output Capaci
tance
Energy Related
(4)
C
o(er)
-
23.7
-
V
DS
= 0V to
640
V
,
V
GS
= 0V
,f = 1.0M
Hz
T
urn On
Delay
Time
t
d(on)
-
15.2
-
ns
V
GS
= 10V
, R
G
=
2
5Ω,
V
DS
=
400
V
, I
D
=
8.0A
Rise
T
ime
t
r
-
29.6
-
T
urn Of
f
Delay
T
ime
t
d(off)
-
76.4
-
Fall
T
ime
t
f
-
28.0
-
T
o
tal Gate Char
ge
Q
g
-
25.8
-
nC
V
GS
= 10V
, V
DS
=
640
V,
I
D
= 8.0A
Gate
–
Source Cha
rge
Q
gs
-
5.0
-
Gate
–
Drain Char
ge
Q
gd
-
1
1.1
-
Gate Resistance
R
G
-
2.25
-
Ω
V
GS
= 0V
, f = 1.0M
Hz
4
)
C
o(er)
is a capacitance that gives the same stored energy as C
OSS
while V
DS
is risi
ng from
0V to 80% V
(BR)DSS
Static Characterist
ics (T
c
=25
℃
unle
ss otherwise specified
)
Dynamic Characteri
stics (T
c
=25
℃
unle
ss otherwise specif
ied)
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
4
Parameter
Symbol
Min.
T
yp.
Max.
Unit
T
est Condition
Continuous Diod
e Forward
Current
I
SD
-
-
8
A
Diode Forw
ard Voltage
V
SD
-
-
1.
4
V
I
SD
=
8.0 A, VGS = 0 V
Reverse Recov
ery Time
t
rr
-
354
-
ns
I
SD
=
8.0 A
di/dt = 100 A/
μs
V
DD
=
100 V
Reverse Recov
ery Charge
Q
rr
-
3.7
-
μ
C
Reverse Recov
ery Current
I
rrm
-
20.9
-
A
Reverse Diode Ch
aracteristics (T
c
=25
℃
unless otherwise specified)
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
5
Characteristic Gra
ph
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
6
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
7
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
8
T
est Circuit
V
DS
10V
1mA
DUT
100K
Ω
10V
Same type as DUT
+
-
V
DD
DUT
+
-
Same type as DUT
V
DS
+
-
I
S
R
g
10K
Ω
V
gs
±
15V
L
I
F
V
DD
DUT
+
-
I
D
V
DS
V
gs
t
p
R
L
V
DD
DUT
+
-
I
AS
V
DS
R
g
V
gs
t
p
L
10V
V
GS
Charge
Q
g
Q
gs
Q
gd
V
DS
V
GS
90%
10%
T
d(on)
t
r
t
on
T
d(off)
t
f
t
off
V
DD
t
p
t
AV
V
DS(t)
BV
DSS
I
AS
Rds(on) * I
AS
t
rr
t
a
t
b
I
FM
I
RM
d
i
/d
t
0.25 I
RM
0.75 I
RM
0.5 I
RM
V
R
V
RM(REC)
Fig15-1. Gate charge measurement circuit
Fig15-2. Gate charge waveform
Fig16-1. Diode reverse recovery test circuit
Fig16-1. Diode reverse recovery test waveform
Fig17-1. Switching time test circuit for resistive load
Fig17-2. Switching time waveform
Fig18-1. Unclamped inductive load test circuit
Fig18-2. Unclamped inductive waveform
R
g
25
Ω
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
9
Physical Dimension
3 Leads
,
TO
-220F
Dimensions are in mil
limeters unless oth
erwise specified
S
y
m
b
ol
Mi
n
N
om
Ma
x
A
4.
50
4.
93
b
0.
63
0.
91
b1
1.
15
1
.
4
7
C
0.
33
0.
63
D
15.
47
16.
13
E
9.
60
10
.
7
1
e
2.
54
F
2.
34
2.
84
G
6.
48
6.
90
L
12.
24
13.
72
L1
2.
79
3
.
6
7
Q
2.
52
2.
96
Q1
3.
10
3
.
5
0
¢R
3.
00
3
.
5
5
MM
F80R
650
P Datash
eet
Mar
.
2015
Revision 1
.0
MagnaC
hip Semicondu
ctor Ltd
.
10
DISCLAIMER:
The
Products
are
not
de
signe
d
for
use
in
hostile
environments,
including,
without
li
mitation,
a
ircraft,
nuclear
power
generation,
medical
appliances,
an
d
devices
or
systems
in
which
m
alfunction
of
any
Product
ca
n
reasonably
be
expected
to
result
in
a
personal
injury.
Seller’s
customers
using
or
selling
Seller’s
products
for
use
in
such
applications do so at their own risk and agree to fully defend and indemnify
Seller.
MagnaC
hip reserves
the right
to change
the specifications and
circuitry without notice
at any
time. MagnaCh
ip
does not
consid
er
respo
nsibility
for
use
of
a
ny
circuitry
o
ther
than
circuitry
entirely
included
in
a
MagnaC
hip
product.
is
a
registered
t
rade
m
ark
of
MagnaChip
Semiconductor
Ltd.
Suppliers Inquiry
Previous
Next
Link
Name *
Reason for Contact
General Inquiry
Place Order
Report Issue
Target Price (Option)
Email Address *
Message *
BOM / Attach Files (Option)
Maximum allowed file size is 10MB