TL/F/5216
MM54HC4020/MM74HC4020 14-Stage Binary Counter
MM54HC4040/MM74HC4040 12-Stage Binary Counter
December 1988
MM54HC4020/MM74HC4020
14-Stage Binary Counter
MM54HC4040/MM74HC4040
12-Stage Binary Counter
General Description
The MM54HC4020/MM74HC4020, MM54HC4040/
MM74HC4040, are high speed binary ripple carry counters.
These counters are implemented utilizing advanced silicon-
gate CMOS technology to achieve speed performance simi-
lar to LS-TTL logic while retaining the low power and high
noise immunity of CMOS.
The ’HC4020 is a 14 stage counter and the ’HC4040 is a 12-
stage counter. Both devices are incremented on the falling
edge (negative transition) of the input clock, and all their
outputs are reset to a low level by applying a logical high on
their reset input.
These devices are pin equivalent to the CD4020 and
CD4040 respectively. All inputs are protected from damage
due to static discharge by protection diodes to VCC and
ground.
Features
YTypical propagation delay: 16 ns
YWide operating voltage range: 26V
YLow input current: 1 mA maximum
YLow quiescent current: 80 mA maximum (74HC Series)
YOutput drive capability: 10 LS-TTL loads
Connection Diagrams
Dual-In-Line Packages
’HC4020
TL/F/52161
’HC4040
TL/F/5216 3
Order Number MM54HC4020/4040 or MM74HC4020/4040
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Notes1&2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (VCC)b0.5 to a7.0V
DC Input Voltage (VIN)b1.5 to VCCa1.5V
DC Output Voltage (VOUT)b0.5 to VCCa0.5V
Clamp Diode Current (ICD)g20 mA
DC Output Current, per pin (IOUT)g25 mA
DC VCC or GND Current, per pin (ICC)g50 mA
Storage Temperature Range (TSTG)b65§Ctoa
150§C
Power Dissipation (PD)
(Note 3) 600 mW
S.O. Package only 500 mW
Lead Temperature (TL)
(Soldering 10 seconds) 260§C
Operating Conditions
Min Max Units
Supply Voltage (VCC)26V
DC Input or Output Voltage 0 VCC V
(VIN,V
OUT)
Operating Temp. Range (TA)
MM74HC b40 a85 §C
MM54HC b55 a125 §C
Input Rise or Fall Times
VCCe2.0V(tr,t
f
) 1000 ns
VCCe4.5V 500 ns
VCCe6.0V 400 ns
DC Electrical Characteristics (Note 4)
TAe25§C74HC 54HC
Symbol Parameter Conditions VCC TAeb40 to 85§CT
A
eb55 to 125§CUnits
Typ Guaranteed Limits
VIH Minimum High Level Input 2.0V 1.5 1.5 1.5 V
Voltage 4.5V 3.15 3.15 3.15 V
6.0V 4.2 4.2 4.2 V
VIL Maximum Low Level Input 2.0V 0.5 0.5 0.5 V
Voltage** 4.5V 1.35 1.35 1.35 V
6.0V 1.8 1.8 1.8 V
VOH Minimum High Level Output VINeVIH or VIL
Voltage
l
IOUT
l
s20 mA 2.0V 2.0 1.9 1.9 1.9 V
4.5V 4.5 4.4 4.4 4.4 V
6.0V 6.0 5.9 5.9 5.9 V
VINeVIH or VIL
l
IOUT
l
s4.0 mA 4.5V 4.2 3.98 3.84 3.7 V
l
IOUT
l
s5.2 mA 6.0V 5.7 5.48 5.34 5.2 V
VOL Maximum Low Level Output VINeVIH or VIL
Voltage
l
IOUT
l
s20 mA 2.0V 0 0.1 0.1 0.1 V
4.5V 0 0.1 0.1 0.1 V
6.0V 0 0.1 0.1 0.1 V
VINeVIH or VIL
l
IOUT
l
s4.0 mA 4.5V 0.2 .26 0.33 0.4 V
l
IOUT
l
s5.2 mA 6.0V 0.2 .26 0.33 0.4 V
IIN Maximum Input Current VINeVCC or GND 6.0V g0.1 g1.0 g1.0 mA
ICC Maximum Quiescent Supply VINeVCC or GND 6.0V 8.0 80 160 mA
Current IOUTe0mA
Note 1: Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package: b12 mW/§C from 65§Cto85
§
C; ceramic ‘‘J’’ package: b12 mW/§C from 100§Cto125
§
C.
Note 4: For a power supply of 5V g10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when
designing with this supply. Worst case VIH and VIL occur at VCCe5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst case leakage current (IIN,
ICC, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used.
**VIL limits are currently tested at 20% of VCC. The above VIL specification (30% of VCC) will be implemented no later than Q1, CY’89.
2
AC Electrical Characteristics VCCe5V, TAe25§C, CLe15 pF, tretfe6ns
Symbol Parameter Conditions Typ Guaranteed Units
Limit
fMAX Maximum Operating Frequency 50 30 MHz
tPHL,t
PLH Maximum Propagation (Note 5) 17 35 ns
Delay Clock to Q
tPHL Maximum Propagation 16 40 ns
Delay Reset to any Q
tREM Minimum Reset 10 20 ns
Removal Time
tWMinimum Pulse Width 10 16 ns
AC Electrical Characteristics VCCe2.0V to 6.0V, CLe50 pF, tretfe6 ns (unless otherwise specified)
TAe25§C74HC 54HC
Symbol Parameter Conditions VCC TAeb40 to 85§CT
A
eb55 to 125§CUnits
Typ Guaranteed Limits
fMAX Maximum Operating 2.0V 10 6 5 4 MHz
Frequency 4.5V 40 30 24 20 MHz
6.0V 50 35 28 24 MHz
tPHL,t
PLH Maximum Propagation 2.0V 80 210 265 313 ns
Delay Clock to Q14.5V 21 42 53 63 ns
6.0V 18 36 45 53 ns
TPHL, tPLH Maximum Propagation 2.0V 80 125 156 188 ns
Delay Between Stages 4.5V 18 25 31 38 ns
from Qnto Qna16.0V 15 21 26 31 ns
tPHL Maximum Propagation 2.0V 72 240 302 358 ns
Delay Reset to any Q 4.5V 24 48 60 72 ns
(’4020 and ’4040) 6.0V 20 41 51 61 ns
tREM Minimum Reset 2.0V 100 126 149 ns
Removal Time 4.5V 20 25 50 ns
6.0V 16 21 25 ns
tWMinimum Pulse Width 2.0V 90 100 120 ns
4.5V 16 20 24 ns
6.0V 14 18 20 ns
tTLH,t
THL Maximum 2.0V 30 75 95 110 ns
Output Rise 4.5V 10 15 19 22 ns
and Fall Time 6.0V 9 13 16 19 ns
tr,t
fMaximum Input Rise and 1000 1000 1000 ns
Fall Time 500 500 500 ns
400 400 400 ns
CPD Power Dissipation (per package) 55 pF
Capacitance (Note 6)
CIN Maximum Input 5 10 10 10 pF
Capacitance
Note 5: Typical Propagation delay time to any output can be calculated using: tPe17a12(N 1) ns; where N is the number of the output, QW,atV
CCe5V.
Note 6: CPD determines the no load dynamic power consumption, PDeCPD VCC2faICC VCC, and the no load dynamic current consumption, ISeCPD VCC faICC.
3
Logic Diagrams
MM54HC4020/MM74HC4020
TL/F/5216 5
MM54HC4040/MM74HC4040
TL/F/5216 7
4
Timing Diagram
TL/F/5216 11
5
Physical Dimensions inches (millimeters)
Order Number MM54HC4020J, MM54HC4024J, MM54HC4040J,
MM74HC4020J, MM74HC4024J, or MM74HC4040J
NS Package J14A
6
Physical Dimensions inches (millimeters) (Continued)
Order Number MM54HC4020J, MM54HC4024J, MM54HC4040J,
MM74HC4020J, MM74HC4024J, or MM74HC4040J
NS Package J16A
Order Number MM74HC4020N, MM74HC4024N or MM74HC4040N
NS Package N14A
7
MM54HC4020/MM74HC4020 14-Stage Binary Counter
MM54HC4040/MM74HC4040 12-Stage Binary Counter
Physical Dimensions inches (millimeters) (Continued)
Order Number MM74HC4020N, MM74HC4024N or MM74HC4040N
NS Package N16E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (
a
49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge
@
tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (
a
49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (
a
49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (
a
49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (
a
49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.