Please note that Cypress is an Infineon Technologies Company. The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio. Continuity of document content The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page. Continuity of ordering part numbers Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering. www.infineon.com S6BP501A, S6BP502A 3ch DC/DC Converter IC for Automotive Cluster S6BP501A/S6BP502A is a three channel output power management IC. This IC includes one high voltage buck DC/DC controller (DD3V), one buck DC/DC converter with built-in FETs (DD1V) and one boost DC/DC converter with built-in FETs (DD5V). Current mode architecture is used for fast load transient response. At no load, the input supply current is reduced to 15 A (Typ). It is possible to provide stable output voltage under an automotive cold cranking condition until the input voltage falls to 2.5V. This IC is suitable for power supply solutions of automotive and Industrial applications. Each output voltage can be adjusted by external resistors. Both DD1V and DD5V support the switching frequencies up to 2.4 MHz to allow use of small size inductors, which can reduce a part mounting area. To decrease EMI, this IC equips a SYNC function that synchronizes to an external clock signal and a spread spectrum clock generator (SSCG). When not inputting an external clock, it operates by an internal clock. The SSCG is valid both internal clock and external clock. Moreover, this IC has power good (PG) monitors for each output and a thermal-warning indicator. Features Wide input voltage range : 2.5V to 42V (DD3V) Adjustable output voltage with pairs of resistors Applications Instrument cluster DD1V Automotive applications DD3V Industrial applications : 1.0V to 1.3V : 3.2V to 3.4V DD5V : 5.0V to 5.2V Switching frequency range (synchronizable to external clock by SYNC function) DD1V, DD5V Internal clock operation : 2.1 MHz (Typ) External clock operation : 1.8 MHz to 2.4 MHz DD3V (one-fifth-divided clock) Internal clock operation : 420 kHz (Typ) External clock operation : 360 kHz to 480 kHz Super-high efficiency by PFM operation (DD3V, DD5V : When fixing SYNC pin to a low level) Automatic PWM/PFM switching and fixed PWM operations are settable by SYNC pin (DD3V, DD5V) Operable on up to 100% duty (DD3V) Built-in phase compensators Built-in SSCG (spread spectrum clock generator) Synchronous rectification current mode architecture Shutdown current : 1 A (Typ) Quiescent current : 15 A (Typ) Load-independent soft-start Block Diagram Battery 2.5-42V S6BP501A, S6BP502A LDO, Enable Enable External Clock for Synchronization Enable SSCG OSC, External SYNC, SSCG Power good monitors for each output Protection OVD (over voltage detection) UVD (under voltage detection) GND Enhanced protection functions UVLO (under voltage lockout) OVP (over voltage protection) OCP (over current protection) TSD (thermal shutdown) TWI (thermal warning indicator) Wettable QFN-32 package : 5 mm x 5 mm Power Sources Buck Controller 0.42 MHz Load Switch 1 3.3 V * 1 Boost Converter 2.1 MHz 5.0 V * Buck Converter 2.1 MHz 1.2 V * 1 Thermal Warning and Power Good Thermal Warning Power Good *1: Output voltages are finely adjustable with external resistive dividers AEC-Q100 compliant (Grade-2) Cypress Semiconductor Corporation Document Number: 002-03396 Rev. *H * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised August 17, 2018 S6BP501A, S6BP502A More Information Cypress provides a wealth of data at www.cypress.com/pmic to help you to select the right PMIC device for your design, and to help you to quickly and effectively integrate the device into your design. Following is an abbreviated list for S6BP501A and S6BP502A: Overview: Automotive PMIC Portfolio, Automotive PMIC Roadmap Product Selector: S6BP501A, S6BP502A: 3ch Automotive PMIC for Instrument Cluster Application Notes: Cypress offers S6BP501A and S6BP502A application notes. Recommended application notes for getting started with S6BP501A and S6BP502A are: AN99435: Designing a Power Management System AN201006: Thermal Considerations and Parameters Document Number: 002-03396 Rev. *H Evaluation Kit Operation Manual: S6SBP501A00VA1001, S6SBP502A00VA1001: Power block of automotive instrument cluster Related Products: S6BP201A, S6BP202A, S6BP203A: 1ch Buck-Boost Automotive PMIC S6BP401A: 6ch Automotive PMIC for ADAS Page 2 of 35 S6BP501A, S6BP502A Contents Features................................................................................................................................................................................... 1 Applications ............................................................................................................................................................................ 1 Block Diagram......................................................................................................................................................................... 1 More Information .................................................................................................................................................................... 2 1. Product Lineup .................................................................................................................................................................. 4 2. Pin Assignment ................................................................................................................................................................. 4 3. Pin Descriptions ................................................................................................................................................................ 5 4. Architecture Block Diagram ............................................................................................................................................. 7 5. Absolute Maximum Ratings ............................................................................................................................................. 8 6. Recommended Operating Conditions ............................................................................................................................. 9 7. Electrical Characteristics ............................................................................................................................................... 10 8. Functional Description ................................................................................................................................................... 14 8.1 Operation Sequence.................................................................................................................................................... 14 8.2 Each Function Block .................................................................................................................................................... 15 8.3 Output State and Protection Function Table ................................................................................................................ 18 9. Application Circuit Example and Parts List .................................................................................................................. 19 10. Application Note.............................................................................................................................................................. 21 10.1 Setting the Operation Conditions ................................................................................................................................. 21 11. Reference Data ................................................................................................................................................................ 24 12. Usage Precaution ............................................................................................................................................................ 31 13. RoHS Compliance Information ...................................................................................................................................... 31 14. Ordering Information ...................................................................................................................................................... 31 15. Package Dimensions ...................................................................................................................................................... 32 Document History ................................................................................................................................................................. 33 Sales, Solutions, and Legal Information ............................................................................................................................. 35 Document Number: 002-03396 Rev. *H Page 3 of 35 S6BP501A, S6BP502A 1. Product Lineup To order a product, select an item from the product lineup blow. For information on the ordering part number, please see "14. Ordering Information". Product Name S6BP501A S6BP502A Pin count 32 Power supply voltage range 2.5V to 42V DD1V 1.0V to 1.3V Output voltage range DD3V 3.2V to 3.4V DD5V 5.0V to 5.2V DD1V 1.4A 2.0A Maximum output current SW3V (*1) 1.6A 1.9A DD5V 1.3A 1.3A Package QFN-32 (VNG032) *1: Load switch for DD3V. Each value is the maximum output current via SW3V. 2. Pin Assignment PG5V PG3V PG1V GND2 HOT EN3V EN1V SYNC (Top view) 32 31 30 29 28 27 26 25 FB1V 1 24 VOUT3V PVCC1V 2 23 IN3V LX1V 3 22 VB PGND1V 4 21 FB3V EP (Exposed Pad) VOUT5V 7 18 EN5V FB5V 8 17 VIN 9 10 11 12 13 14 15 16 LX3V CSN DRVH3V 19 BST3V 6 VDD LX5V DRVL3V CSP PGND3V 20 GND1 5 ENSS PGND5V (QFN-32) Document Number: 002-03396 Rev. *H Page 4 of 35 S6BP501A, S6BP502A 3. Pin Descriptions Table 3-1 Pin Descriptions Pin No. Pin Name 1 FB1V 2 PVCC1V 3 LX1V 4 PGND1V 5 PGND5V 6 LX5V 7 VOUT5V 8 FB5V I/O I - O - - O O I 9 ENSS I 10 11 12 13 14 15 16 17 18 19 20 21 GND1 PGND3V DRVL3V VDD BST3V DRVH3V LX3V VIN EN5V CSN CSP FB3V - - O I I O O I I I I I 22 VB O 23 24 IN3V VOUT3V I O 25 SYNC I 26 27 EN1V EN3V I I 28 HOT O 29 GND2 - 30 PG1V O 31 PG3V O 32 PG5V O Document Number: 002-03396 Rev. *H Description Feedback pin for DD1V output voltage Power supply pin for DD1V Inductor connection pin for DD1V Power ground pin for DD1V Power ground pin for DD5V Inductor connection pin for DD5V Voltage output pin for DD5V Feedback pin for DD5V output voltage Enable pin for SSCG (When not being used, connect this pin to ground pin. For the pin setting, see "Table 8-1 SSCG Pin Setting".) Ground pin Power ground for DD3V Low-side FET gate driver output pin for DD3V Power supply pin for gate driver for DD3V Boost capacitor connection pin for DD3V High-side FET gate driver output pin for DD3V Inductor connection pin for DD3V Power supply pin connecting battery Enable pin for DD3V and DD5V Negative current sense pin Positive current sense pin Feedback pin for DD3V output voltage Bias voltage output pin and power supply pin for logic Do NOT connect any loads to this pin Power supply pin for load switch (SW3V) and DD1V Voltage output pin for DD3V via load switch (SW3V) External clock input / SYNC function setting pin (For the pin setting, see "Table 8-2 SYNC Pin Setting".) Enable pin for DD1V Enable pin for SW3V load switch (SW3V) Open drain type power good output pin for thermal warning indicator (When not being used, connect this pin to ground pin) Ground pin Open drain type power good output pin for DD1V (When not being used, connect this pin to ground pin) Open drain type power good output pin for DD3V (When not being used, connect this pin to ground pin) Open drain type power good output pin for DD5V (When not being used, connect this pin to ground pin) Page 5 of 35 S6BP501A, S6BP502A Figure 3-1 I/O Pin Equivalent Circuit Diagram <VB pin> <EN1V pin> 17 VIN VB 22 <EN3V pin> <EN5V pin> VB 22 VIN 17 EN5V 18 22 VB EN1V 26 EN3V 27 GND1 10 GND1 10 10 GND1 29 GND2 GND2 is connected by GND1 by wire. 11 PGND3V 5 PGND5V <SYNC pin> <ENSS pin> VB 22 VB 22 SYNC 25 ENSS 9 GND1 10 GND1 10 <LX1V pin> <IN3V, VOUT3V pins> GND1 10 <LX5V pin> <FB1V pin> 7 VOUT5V VB 22 2 PVCC1V 23 IN3V 3 LX1V 24 VOUT3V 4 PGND1V 10 GND1 10 GND1 4 PGND1V <FB3V pin> <FB5V pin> VB 22 FB5V 8 6 LX5V FB1V 1 FB3V 21 GND1 10 5 PGND5V 10 GND1 <PG1V pin> GND1 10 <PG3V pin> 30 PG1V 31 PG3V 10 GND1 10 GND1 GND1 10 <BST3V, DRVH3V, LX3V, VDD, DRVL3V pins> 14 BST3V <CSP, CSN pins> VB 22 15 DRVH3V 16 LX3V <PG5V pin> CSP 20 <HOT pin> 32 PG5V 28 HOT 13 VDD CSN 19 12 DRVL3V 10 GND1 10 GND1 11 PGND3V 10 GND1 Document Number: 002-03396 Rev. *H GND1 10 Page 6 of 35 S6BP501A, S6BP502A 4. Architecture Block Diagram 17 VIN VB VB REG BGR TSD/HOT UVLO UVLO 22 TSD HOT LOGIC LOGIC LOGIC VDD 13 DD3V block CSN VB CSP DD3V buck controller 21 BST3V High-side driver DRVH3V FB3V LOGIC LOGIC ENDD3V CLKDD3V LOGIC LOGIC OVDD3V OVPDD3V LX3V Low-side driver DRVL3V PGND3V VB IN3V SW3V load switch switch LOGIC LOGIC ENSW SWUV VOUT3V 19 20 14 15 16 12 11 23 24 Discharge DD5V boost converter VB VOUT5V Controller 8 FB5V LOGIC LOGIC ENDD5V CLKDD5V LOGIC LOGIC LOGIC OVDD5V OVPDD5V UVDD5V LX5V PGND5V DD1V buck converter IN3V PVCC1V Controller 1 7 6 5 2 FB1V LOGIC LOGIC LOGIC LOGIC LOGIC LX1V ENDD1V CLKDD1V 3 Discharge OVDD1V OVPDD1V UVDD1V PGND1V 4 VB TSD HOT UVLO OVDD3V/5V/1V OVPDD3V/5V/1V UVDD5V/1V SWUV 26 27 18 25 9 EN1V EN3V EN5V SYNC ENSS LOGIC HOT PG1V BUF PG3V BUF 29 Document Number: 002-03396 Rev. *H 30 31 BUF PG5V BUF 32 CLK GND1 GND2 28 BUF ENCLK Modulate signal 10 ENDD3V/5V/1V ENSW CLKDD3V/5V/1V VB OSC / SSCG Page 7 of 35 S6BP501A, S6BP502A 5. Absolute Maximum Ratings Parameter Symbol VVIN VVB VVDD VPVCC1V VIN3V VBST3V VCSN VCSP VFB1V VFB3V VFB5V VEN1V VEN3V VEN5V VPG1V VPG3V VPG5V VHOT VENSS VSYNC VLX1V VLX3V VLX5V Power supply voltage (*1) Pin voltage (*1) LX voltage (*1) Difference voltage VBST3V_LX3V VDRVH3V_LX3V VDRVL3V_PGND3V VLX5V_VOUT5V VLX1_PVCC1V VPGND1_GND VPGND3_GND VPGND5_GND VVIN_EN5V VVB_INPUT Output current Power dissipation (*1) Storage temperature IPG IHOT PD TSTG Condition VIN pin VB pin VDD pin PVCC1V pin IN3V pin BST3V pin CSN pin CSP pin FB1V pin FB3V pin FB5V pin EN1V pin EN3V pin EN5V pin PG1V pin PG3V pin PG5V pin HOT pin ENSS pin SYNC pin LX1V pin LX3V pin LX5V pin BST3V to LX3V DRVH3V to LX3V DRVL3V to PGND3V LX5V to VOUT5V LX1 to PVCC1V PGND1V to GND1, PGND1V to GND2 PGND3V to GND1, PGND3V to GND2 PGND5V to GND1, PGND5V to GND2 VIN to EN5V VB to EN1V, VB to EN3V, VB to FB1V, VB to FB3V, VB to FB5V PG1V, PG3V, PG5V sink current HOT sink current Ta 25C - Min -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 Rating Max +48 +6.9 +6.9 +6.9 +6.9 +48 VVB VVB VVB VVB +6.9 +6.9 +6.9 +48 +6.9 +6.9 +6.9 +6.9 VVB +6.9 +6.9 +48 +6.9 +6.9 +6.9 +6.9 +6.9 +6.9 +0.3 +0.3 +0.3 +48 Unit V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V -0.3 +6.9 V -3 -3 0 -55 0 0 4280 (*2) +150 mA mA mW C *1: PGND1V = PGND3V = PGND5V = GND1 = GND2 = 0V *2: When the product is mounted on 76.2 mm x 114.3 mm, four-layer FR-4 board Warning: 1. Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings. Document Number: 002-03396 Rev. *H Page 8 of 35 S6BP501A, S6BP502A 6. Recommended Operating Conditions Parameter Min +6.8 +4.5 +3.7 Value Typ - +12 +12 Max - +42 +42 +2.5 +12 +42 V PVCC1V pin IN3V pin EN1V pin EN3V pin EN5V pin PG1V pin PG3V pin PG5V pin HOT pin ENSS pin SYNC pin SYNC pin SYNC pin LX5V pin Voltage of DD1V output capacitor Voltage of DD3V output capacitor, IN3V pin VOUT5V pin BST3V to LX3V VB to GND - - - 0 0 0 0 0 0 0 0 0 1.8 48 0 1.0 3.2 5.0 0.068 2.2 VVOUT5V +3.3 +3.3 - - - - - - - - - 2.1 50 - - - - 0.1 4.7 - - - +5.5 +5.5 VVIN +5.5 +5.5 +5.5 +5.5 VVB +5.5 2.4 52 +5.5 1.3 3.4 5.2 0.47 10 V V V V V V V V V V V V MHz % V V V V F F - -40 +25 +105 C Symbol Condition VVIN_START VIN pin VVIN VIN pin Power supply voltage (*1) Pin voltage (*1) Input clock frequency Input clock duty range LX voltage (*1) DD1V output voltage (*1) DD3V output voltage (*1) DD5V output voltage (*1) BST capacitance VB capacitance Operating ambient temperature VVDD VPVCC1V VIN3V VEN1V VEN3V VEN5V VPG1V VPG3V VPG5V VHOT VENSS VSYNC FSYNC DSYNC VLX5V VVOUT1V VIN3V (*2) VVOUT5V CBST CVB At initial start-up After start-up After start-up, Ta = 25C After start-up, Ta = 25C, VOUT5V current = 1 mA, VEN1V = VEN3V = 0V VDD pin Ta Unit V V V *1: PGND1V = PGND3V = PGND5V = GND1 = GND2 = 0V *2: VIN3V is defined as DD3V output voltage, and VVOUT3V (VOUT3V pin voltage) is defined as the DD3V output voltage via SW3V. Warning: 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions. 2. Any use of semiconductor devices will be under their recommended operating condition. 3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. 4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand. Document Number: 002-03396 Rev. *H Page 9 of 35 S6BP501A, S6BP502A 7. Electrical Characteristics VVIN = VEN5V = 12V, VPVCC1V = 3.3V, VVB = VVDD = VEN1V = VEN3V = 5.0V (Unless specified otherwise, these are the electrical characteristics under the recommended operating environment.) Parameter Supply current UVLO block DD1V block Shutdown current ISHDN Quiescent current Iq VB supply current IVB IC operation start voltage IC shutdown voltage VUVLO_START VUVLO_SHDN Feedback voltage VFB1V Output regulation - Over voltage protection (OVP) voltage Over voltage protection release voltage High-side FET ON resistance Low-side FET ON resistance FET leak current Maximum output current Over current protection current (LX peak current) Discharge resistance Soft-start time DD3V block Symbol FB1V pin DD1V output voltage (VVOUT1V) , VPVCC1V = VIN3V = 3.3V, IVOUT1V = 0 to 2.0A Value Typ Max - 1.0 2.0 A - 15 (*1) 25 (*1) A - 20 25 mA 4.3 4.2 0.591 (-1.5%) 4.4 4.3 4.5 4.4 0.609 (+1.5%) V V -1.5 (*1) - +1.5 (*1) % 0.6 Unit V Monitoring VFB1V rising 128.0 131.5 135.0 % VOVPF_1V Monitoring VLX1V falling - - 0.94 (*1) V RONH_1V ILX1V = 50 mA (PVCC1V to LX1V) - 130 260 m RONL_1V ILX1V = -50 mA (LX1V to PGND1V) - 100 200 m ILEAK_1V VPVCC1V = 5.0V, VEN1V = 0V S6BP501A L = 1.5 H S6BP502A S6BP501A L = 1.5 H S6BP502A LX1V pin - - 1.4 (*1) 2.0 (*1) 1.75 (*1) 2.5 (*1) 280 0.5 0.8865 (-1.5%) - - - - - 400 1.0 3 - - - - 520 2.0 0.9135 (+1.5%) A A A A A ms -1.25 (*1) - +1.25 (*1) % - 1000 (*1) - mA IOUTMAX_1V ILXPEAK_1V RDIS_1V tSS_1V VFB3V Output regulation - Document Number: 002-03396 Rev. *H VIN pin current, VVIN = 12V, VEN1V = VEN3V = VEN5V = 0V VIN pin current, VVIN = 12V, VSYNC = 0V, VEN1V = VEN3V = 0V, VEN5V = 12V, All DC/DC converters with no load, External FET: NVTFS5826NL VB pin current, VVB = 5V, VSYNC = VVB, VEN1V = VEN3V = 5V, VEN5V = 12V, All DC/DC converters with no load VB pin, VVB rising VB pin, VVB falling Min VOVPR_1V Feedback voltage PWM/PFM switching current Over voltage protection (OVP) voltage Over voltage protection release voltage Dead time Maximum duty cycle Soft-start time Condition IPWMPFM_3V FB3V pin IN3V pin, VVIN = 4.5V to 42V, IIN3V = 0A to 5.1A - 0.9 V VOVPR_3V Monitoring VCSN rising 3.70 3.85 4.00 V VOVPF_3V Monitoring VIN3V falling - - 0.94 (*1) V tDEAD_3V DMAX_3V tSS_3V VVIN < VIN3V 10 - 0.5 20 - 1.0 - 100 2.0 ns % ms - - Page 10 of 35 S6BP501A, S6BP502A VVIN = VEN5V = 12V, VPVCC1V = 3.3V, VVB = VVDD = VEN1V = VEN3V = 5.0V (Unless specified otherwise, these are the electrical characteristics under the recommended operating environment.) Parameter DD3V block ON resistance Low-side output driver ON resistance SW3V block DD5V block RONH_3V High-side output driver Boost switch Output current monitor Symbol RONL_3V RONH_3V RONL_3V ON resistance Leak current Over current limit CSP input current CSN input current ON resistance Maximum output current Leak current Discharge resistance Soft-start time RON_BSTSW IR_BSTSW - ICSP ICSN RON_SW3V ILOAD_ SW3V ILEAK_SW3V RDIS_SW3V tSS_SW3V Feedback voltage VFB5V Output regulation - PWM/PFM switching current Over voltage protection (OVP) voltage Over voltage protection release voltage High-side FET ON resistance IPWMPFM_5V Max 15 30 1 3 1.5 4 0.75 2 8 - 80 2 8 - - - - 400 2.0 24 2 100 5 20 100 - - 3 520 4.0 1.218 (+1.5%) A mV A A m A A A ms - +3.0 (*1) % 300 (*1) - mA 1.2 Unit V 5.6 5.8 6.0 V VOVPF_5V Monitoring VVOUT5V falling - - 0.94 (*1) V RONH_5V ILX5V = 50 mA (VOUT5V to LX5V) ILX5V = -50 mA (LX5V to PGND5V) VVOUT5V = 5.0V, VEN5V = 0V S6BP501A L = 1.5 H S6BP502A S6BP501A L = 1.5 H S6BP502A VVOUT5V = 3.3V > 5.0V - 130 260 m - 100 200 m - 1.3 (*1) 1.3 (*1) 2.5 (*1) 2.5 (*1) 0.2 - - - - - 0.5 3 - - - - 1.0 A A A A A ms RONL_5V ILEAK_5V Document Number: 002-03396 Rev. *H DRVH3V pin current = 10 mA, - (BST3V to DRVH3V) DRVH3V pin current = -50 mA, - (DRVH3V to LX3V) DRVL3V pin current = 50 mA, - (LX3V to DRVL3V) DRVL3V pin current = -50 mA, - (DRVL3V to LX3V) IBST3V = 10 mA - VBST3V = 47V - VCSP - VCSN 60 Fixed PWM operation - Fixed PWM operation - IN3V to VOUT3V current = 50 mA - S6BP501A 1.6 (*1) S6BP502A 1.9 (*1) VIN3V = 3.3V, VEN3V = 0V - - 280 - 1.0 1.182 FB5V pin (-1.5%) DD5V output voltage (VVOUT5V), -3.0 (*1) VIN3V = 3.3V, IVOUT5V = 0A to 1.3A - - Value Typ Monitoring VVOUT5V rising FET leak current Over current protection current (LX peak current) Soft-start time Min VOVPR_5V Low-side FET ON resistance Maximum output current Condition IOUT_MAX5V ILX_PEAK5V tSS_5V Page 11 of 35 S6BP501A, S6BP502A VVIN = VEN5V = 12V, VPVCC1V = 3.3V, VVB = VVDD = VEN1V = VEN3V = 5.0V (Unless specified otherwise, these are the electrical characteristics under the recommended operating environment.) Parameter EN1V pin EN3V pin EN5V pin PG1V pin PG3V pin PG5V pin ON condition OFF condition Input current Pull down resistance ON condition OFF condition Input current Pull down resistance ON condition OFF condition Input current Over voltage detection (OVD) voltage Over voltage detection release voltage Under voltage detection (UVD) voltage Under voltage detection release voltage Leak current Low level voltage Power-on reset time Over voltage detection (OVD) voltage Over voltage detection release voltage Under voltage detection (UVD) voltage Under voltage detection release voltage Leak current Low level voltage Power-on reset time Over voltage detection (OVD) voltage Over voltage detection release voltage Under voltage detection (UVD) voltage Under voltage detection release voltage Leak current Low level voltage Power-on reset time Document Number: 002-03396 Rev. *H Symbol Condition VON_EN1V VOFF_EN1V ION_EN1V RPULL_EN1V VON_EN3V VOFF_EN3V ION_EN3V RPULL_EN3V VON_EN5V VOFF_EN5V ION_EN5V IOFF_EN5V VOVDR_PG1V VOVDF_PG1V VUVDF_PG1V VUVDR_PG1V ILEAK_PG1V VLOW_PG1V tPOR_PG1V VOVDR_PG3V VOVDF_PG3V VUVDF_PG3V VUVDR_PG3V ILEAK_PG3V VLOW_PG3V tPOR_PG3V VOVDR_PG5V VOVDF_PG5V VUVDF_PG5V VUVDR_PG5V ILEAK_PG5V VLOW_PG5V tPOR_PG5V - - VEN1V = 5.0V - - - VEN3V = 5.0V - - - VEN5V = 12.0V VEN5V = 0V Monitoring VFB1V rising Monitoring VFB1V falling Monitoring VFB1V falling Monitoring VFB1V rising VPG1V = 5.0V IPG1V = 3 mA VSYNC = 0V Monitoring VFB3V rising Monitoring VFB3V falling Monitoring VVOUT3V falling Monitoring VVOUT3V rising VPG3V = 5.0V IPG3V = 3 mA VSYNC = 0V Monitoring VFB5V rising Monitoring VFB5V falling Monitoring VFB5V falling Monitoring VFB5V rising VPG5V = 5.0V IPG5V = 3 mA VSYNC = 0V Min 2.0 - - 50 2.0 - - 50 2.5 - - - 105.0 - 92.5 - - - 8 104.5 - 3.004 - - - 8 106.0 - 90.0 - - - 8 Value Typ - - 50 100 - - 50 100 - - 1 0 106.5 105.5 94.0 95.0 - 0.15 10 106.0 105.0 3.050 3.080 - 0.15 10 108.0 107.0 92.0 93.0 - 0.15 10 Max - 0.4 100 150 - 0.4 100 150 - 0.2 3 1 108.0 - 95.5 - 1 0.30 12 107.5 - 3.096 - 1 0.30 12 110.0 - 94.0 - 1 0.30 12 Page 12 of 35 Unit V V A k V V A k V V A A % % % % A V ms % % V V A V ms % % % % A V ms S6BP501A, S6BP502A VVIN = VEN5V = 12V, VPVCC1V = 3.3V, VVB = VVDD = VEN1V = VEN3V = 5.0V (Unless specified otherwise, these are the electrical characteristics under the recommended operating environment.) Value Parameter Symbol Condition Unit Min Typ Max Operation shutdown temperature Tj (*2) rising TTSDR - +165 (*1) - C TSD block Operation restart temperature Tj (*2) falling TTSDF - +155 (*1) - C Thermal warning indicator Tj (*2) rising TTWIR_HOT - +140 (*1) - C temperature Thermal warning indicator HOT TTWIF_HOT Tj (*2) falling - +130 (*1) - C release temperature pin Leak current ILEAK_HOT VHOT = 5.0V - - 1 A Low level voltage VLOW_HOT IPG = 3 mA - 0.15 0.30 V DD1V, DD5V, FOSC1 1.9 2.1 2.3 MHz In internal clock operation OSC Switching frequency block DD3V, FOSC2 = FOSC1 / 5, FOSC2 0.38 0.42 0.46 MHz In internal clock operation High level voltage VHIGH_SYNC In external clock input 2.0 - - V Low level voltage VLOW_SYNC In external clock input - - 0.4 V Input current IIN_SYNC VSYNC = 5.0V - 50 100 A Pull down resistance RPULL_SYNC - 50 100 150 k SYNC Input frequency In external clock input F 1.8 - 2.4 MHz IN_SYNC Pin/ DD1V, DD5V, SYNC FOSC1_SYNC FOSC1_SYNC = FIN_SYNC, 1.8 - 2.4 MHz block In external clock operation Switching frequency DD3V, FOSC2_SYNC FOSC2_SYNC = FIN_SYNC / 5, 0.36 - 0.48 MHz In external clock operation Modulation range VENSS = VVB - 3 6 (*1) 9 % SSCG Composite modulation method is used. block Modulation frequency FMOD 3 4 5 kHz Average of modulation frequency ON condition ENSS OFF condition pin Input current VON_ENSS SSCG function ON VOFF_ENSS SSCG function OFF IENSS - VVB x 0.8 - -0.1 - - - - VVB x 0.2 +0.1 *1: The electrical characteristic is ensured by statistical characterization and indirect tests. *2: Junction temperature Document Number: 002-03396 Rev. *H Page 13 of 35 V V A S6BP501A, S6BP502A 8. Functional Description 8.1 Operation Sequence The operation sequence of this IC is described in this section. Figure 8-1 Turn On and Turn Off Sequence VVIN VEN5V (*1) VVB VVIN_START VON_EN5V VUVLO_START Switchover from internal voltage to VVOUT5V VUVLO_SHDN VIN3V (DD3V output) Natural discharge VVOUT5V VPG5V Natural discharge Natural discharge VUVDR_PG5V Start-up initialization is complete tPOR_PG5V VEN1V VON_EN1V VVOUT1V VOFF_EN1V VUVDR_PG1V Discharge VPG1V tPOR_PG1V VEN3V VON_EN3V VVOUT3V VUVDR_PG3V VOFF_EN3V Discharge VPG3V 16 ms 8 ms tPOR_PG3V *1: When the VEN5V drops to the VOFF_EN5V while supplying a power to the VIN pin, the voltages, V PG1V, VPG3V, VPG5V and VHOT, are undefined. Document Number: 002-03396 Rev. *H Page 14 of 35 S6BP501A, S6BP502A 8.2 Each Function Block Each function block is described in this section. Under Voltage Lockout (UVLO) This IC equips an UVLO function in order to prevent itself from operating unintentionally and from destructing or deteriorating its subsequent devices. The UVLO block monitors the VB voltage. Once VB unintentionally drops below the IC shutdown voltage (VUVLO_SHDN), UVLO block prohibits the regulators and controllers switching FETs until VB becomes higher than the IC operation start voltage (VUVLO_START). Over Voltage Detection and Protection (OVD, OVP) When an output voltage exceeds the over voltage detection (OVD) voltage, the corresponding PG is asserted the low level. In case any output voltage exceeds the over voltage protection (OVP) voltage, all output channels stop working to protect the connected devices. When all output voltage fall below the over voltage protection release voltage, this IC returns to the normal operation. Figure 8-2 Over Voltage Detection and Over Voltage Protection Sequence VEN1V VEN3V VEN5V VVOUT5V VOVPR_5V VOVDR_PG5V VUVDR_PG5V VOVPF_5V (0.94V) tPOR_PG5V tPOR_PG5V tPOR_PG1V tPOR_PG3V tPOR_PG1V tPOR_PG3V VPG5V VVOUT1V VVOUT3V VUVDR_PG1V VUVDR_PG3V VPG1V VPG3V VLX1V VLX3V VLX5V VVOUT1V discharge VVOUT3V discharge Hi-Z Switching OFF Hi-Z Switching ON OFF Time Under Voltage Detection (UVD) When an output voltage falls below the under voltage detection (UVD) voltage, the corresponding PG pin is asserted the low level while the corresponding output channel keeps working. When the output voltage exceeds the under voltage detection release voltage, each PG will be recovered Hi-Z. Document Number: 002-03396 Rev. *H Page 15 of 35 S6BP501A, S6BP502A Figure 8-3 Under Voltage Detection Sequence VEN1V VEN3V VEN5V VVOUT5V VUVDF_PG5V VUVDR_PG5V VUVDR_PG5V tPOR_PG5V tPOR_PG5V VPG5V VVOUT1V VVOUT3V VUVDR_PG1V VUVDR_PG3V tPOR_PG1V tPOR_PG3V VPG1V VPG3V VLX1V VLX3V VLX5V VVOUT1V discharge VVOUT3V discharge Hi-Z Switching OFF Time Over Current Protection (OCP) In order to protect FETs from an excessive current, each output channel equips the OCP (over current protection) that sets current limits by monitoring the corresponding over current protection current (LX peak current). Thermal Shutdown (TSD) The Thermal shutdown prevents this IC from a thermal destruction. If the junction temperature exceeds +165C, all DC/DC converters stop working. When the junction temperature falls below +155C, this IC returns to the normal operation. Thermal Warning Indicator (HOT) Prior to TSD, this IC is able to notice its subsequent devices that it is close to the limit temperature. The HOT pin is an open-drain output. If the junction temperature reaches +140C, the HOT pin is asserted the low level. When the junction temperature falls below +130C, the HOT pin will be recovered Hi-Z. Document Number: 002-03396 Rev. *H Page 16 of 35 S6BP501A, S6BP502A Figure 8-4 Thermal Shutdown and Thermal Warning Indicator Sequence Tj TTWIR_HOT (140 oC) TTSDR(165 oC) TTSDF (155 oC) TTWIF_HOT (130 oC) VEN5V VVOUT5V VHOT Time SSCG This IC equips a SSCG (spread spectrum clock generator) function. When SSCG function turns on, it decreases EMI noise immediately. SSCG function modulates the clock signal by 0% to +6%, which clock signal can be sourced from the internal oscillator or an external clock source. Table 8-1 SSCG Pin Setting ENSS Pin Setting (*1) SSCG Operation SSCG function turns off. L DD1V, DD3V and DD5V are provided with non-modulated clock SSCG function turns on. H DD1V, DD3V and DD5V are provided modulated. *1: The H means VENSS > VON_ENSS. The L means VENSS < VOFF_ENSS. SYNC This IC equips a SYNC function that is to synchronize with an external clock signal supplied from SYNC. Also, the switching between the automatic PWM/PFM switching operation or the fixed PWM operation is set by the SYNC pin. The Table 8-2 shows the state corresponding to each operation by the SYNC pin setting. Please refer to the Table 8-3 for the switching signals to be inputted to the SYNC pin and the availability. The switching frequency of the DD3V (FOSC2) is a signal obtained by one-fifth dividing an internal clock or an inputted external clock. Table 8-2 SYNC Pin Setting SYNC Pin Setting L H CLK DD1V Operation DD3V Operation Automatic PWM/PFM Fixed PWM operation switching operation with internal clock with internal clock Fixed PWM operation with internal clock Fixed PWM operation synchronized with external clock Table 8-3 Switching signals to be inputted to the SYNC pin Enable Pin Setting Signals to be inputted to SYNC pin EN1V EN3V EN5V L L H L CLK L or H H H LH H L or H H H CLK L or H L or H H Document Number: 002-03396 Rev. *H DD5V Operation Automatic PWM/PFM switching operation with internal clock Availability Prohibited Available Available Available Page 17 of 35 S6BP501A, S6BP502A Figure 8-5 SYNC Function Sequence VSYNC DD1V Fixed PWM DD3V, DD5V Auto. PWM/PFM Fixed PWM Sync. with External CLK Fixed PWM Auto. PWM/PFM Fixed PWM Internal CLK Time 8.3 Output State and Protection Function Table The following table shows the state of each output and each protection function. Table 8-4 Output State and Protection Function Table State EN5V DD1V DD3V SW3V DD5V PG1V PG3V PG5V PG Pin Output (*3) EN3V Output State (*2) EN1V Enable Pin Setting (*1) Remarks DD1V, SW3V, DD5V are inactive DD5V is active SW3V, DD5V are active DD1V, DD5V are active DD1V, SW3V, DD5V are active VVOUT1V OVD VVOUT3V OVD VVOUT5V OVD VVOUT1V OVP VVOUT3V OVP VVOUT5V OVP VVOUT1V UVD VVOUT3V UVD VVOUT5V UVD TSD X L L H H H H H H X X H H H X X L H L H H H H X H X H H H X L H H H H H H H H H H H H H H INA INA INA A A A A A INA INA INA A A A INA INA A A A A A A A INA INA INA A A A INA INA INA A INA A A A A INA INA INA A A A INA INA A A A A A A A INA INA INA A A A INA L L L Hi-Z Hi-Z L Hi-Z Hi-Z L L L L Hi-Z Hi-Z L L L Hi-Z L Hi-Z Hi-Z L Hi-Z L L L Hi-Z L Hi-Z L L Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z L L L L Hi-Z Hi-Z L L - - - - - VVOUT1V > VOVDR_PG1V VVOUT3V > VOVDR_PG3V VVOUT5V > VOVDR_PG5V VVOUT1V > VOVPR_1V VVOUT3V > VOVPR_3V VVOUT5V > VOVPR_5V VVOUT1V < VUVDF_PG5V VVOUT3V < VUVDF_PG3V VVOUT5V < VUVDF_PG5V Tj > TTSD *1: The H means that each enable pin voltage is VEN1V > VON_EN1V, VEN3V > VON_EN3V, VEN5V > VON_EN5V. The L means that each enable pin voltage is VEN1V < VOFF_EN1V, VEN3V < VOFF_EN3V, VEN5V < VOFF_EN5V. The X means that each enable pin voltage is the high level or the low level. *2: The A means the active state. The INA means the inactive state. *3: Each of the PG pins is formed as an open drain structure. In outputting the Hi-Z, the internal MOSFET is in the OFF state. Document Number: 002-03396 Rev. *H Page 18 of 35 S6BP501A, S6BP502A 9. Application Circuit Example and Parts List Figure 9-1 Application Circuit Example Battery 2.5V to 42V CVIN 17 VIN VB 22 CVB VDD 13 CVDD CSN CSP BST3V A DRVH3V CFB1V 19 20 14 CBST3V CIN_3V (3.2V to 3.4V) MH 15 A LLX3V RH_FB3V LX3V 21 FB3V DRVL3V RL_FB3V PGND3V IN3V VOUT3V RS 16 COUT_3V ML 12 11 23 VOUT3V 24 CVOUT3V B CFB5V DSBD B VOUT5V RH_FB5V 8 FB5V LX5V 7 (5.0V to 5.2V) 6 LLX5V RL_FB5V PGND5V CIN_5V 5 C C PVCC1V CFB1V VOUT5V CVOUT5V RH_FB1V LX1V 1 FB1V 2 CPVCC1V LLX1V PGND1V RL_FB1V (*1) VOUT1V 3 (1.0V to 1.3V) CVOUT1V 4 D D E RHOT HOT EN1V 26 EN3V 27 18 25 9 10 29 EN1V PG1V EN3V PG3V EN5V PG5V E RPG1V RPG3V RPG5V 28 HOT 30 PG1V 31 PG3V 32 PG5V SYNC ENSS GND1 GND2 *1: The VOUT1V is a pin name only for this circuit. Document Number: 002-03396 Rev. *H Page 19 of 35 S6BP501A, S6BP502A Table 9-1 Parts List Block Symbol Item CVIN Capacitor CVB Capacitor Common CVDD Capacitor Value 0.1 F 4.7 F 0.1 F Part Number CGA3E2X7R1H104K080AA CGA4J3X7R1C475K125AB CGA3E2X7R1E104K080AA Vendor TDK TDK TDK Size [mm] 1.6 x 0.8 x 0.8 2.0 x 1.2 x 1.25 1.6 x 0.8 x 0.8 DSBD VF: 0.5V RB521S30T1G ON 1.6 x 0.8 x 0.6 KOA KOA TDK TDK TDK TDK KOA KOA KOA - TDK TDK TDK 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.8 7.4 x 7.0 x 4.8 2.0 x 1.2 x 1.25 3.2 x 2.5 x 2.5 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 - 12.8 x 12.5 x 8 5.7 x 5.0 x 2.3 5.7 x 5.0 x 2.4 Remarks X7R, Rated voltage: 50 VDC X7R, Rated voltage: 16 VDC X7R, Rated voltage: 25 VDC VR: 30 VDC, IF: 200 mA, IFSM: 1.0A Rated power: 0.1W Rated power: 0.1W C0G, Rated voltage: 50 VDC DCR: 13 m, IDC_MAX: 4.5A X7R, Rated voltage: 16 VDC X7R, Rated voltage: 16 VDC Rated power: 0.1W Rated power: 0.1W Rated power: 0.1W Unnecessary for this circuit DCR: 8.7 m, IDC_MAX: 9.6A X7R, Rated voltage: 50 VDC X7R, Rated voltage: 16 VDC ON 3.3 x 3.3 x 0.75 VDS: 60V, ID: 10A ON 3.3 x 3.3 x 0.75 VDS: 60V, ID: 10A TDK KOA TDK KOA KOA KOA TDK TDK TDK TDK KOA KOA KOA KOA 1.6 x 0.8 x 0.8 2.0 x 1.25 x 0.5 3.2 x 1.6 x 1.6 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.8 7.4 x 7.0 x 4.8 2.0 x 1.2 x 1.25 5.7 x 5.0 x 2.4 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 1.6 x 0.8 x 0.45 X7R, Rated voltage: 50 VDC Rated power: 1W X7R, Rated voltage: 16 VDC Rated power: 0.1W Rated power: 0.1W Rated power: 0.1W C0G, Rated voltage: 50 VDC DCR: 13 m, IDC_MAX: 4.5A X7R, Rated voltage: 16 VDC X7R, Rated voltage: 16 VDC Rated power: 0.1W Rated power: 0.1W Rated power: 0.1W Rated power: 0.1W SBD RH_FB1V Resistor 270 k (*1) RK73H1JTTD2703F RL_FB1V Resistor 270 k (*1) RK73H1JTTD2703F CFB1V Capacitor 12 pF CGA3E2C0G1H120J080AA DD1V LLX1V Inductor 1.5 H CLF6045NI-1R5N-D CPVCC1V Capacitor 4.7 F CGA4J3X7R1C475K125AB CVOUT1V Capacitor 22 F x 2 CGA6P1X7R1C226M250AC Resistor 200 k (*2) RK73H1JTTD2003F RH_FB3V Resistor 120 k (*2) RK73H1JTTD1203F RL_FB3V Resistor 120 k (*2) RK73H1JTTD1203F CFB3V Capacitor - - LLX3V Inductor 4.7 H CLF12577NIT-4R7N-D CIN_3V Capacitor 10 F CGA9N3X7R1H106K230KB DD3V COUT_3V Capacitor 47 F x 10 CGA9N3X7R1C476M230KB N-ch RON_MAX: MH NVTFS5826NL MOSFET 32 m N-ch RON_MAX: ML NVTFS5826NL MOSFET 32 m CBST3V Capacitor 0.1 F CGA3E2X7R1H104K080AA RS Resistor 10 m KRL2012-M-R010-F-T1 SW3V CVOUT3V Capacitor 22 F CGA6P1X7R1C226M250AC Resistor 2 M (*3) RK73H1JTTD2004F RH_FB5V Resistor 1.8 M (*3) RK73H1JTTD1804F RL_FB5V Resistor 1.2 M (*3) RK73H1JTTD1204F DD5V CFB5V Capacitor 3 pF CGA3E2C0G1H030C080AA LLX5V Inductor 1.5 H CLF6045NI-1R5N-D CIN_5V Capacitor 4.7 F CGA4J3X7R1C475K125AB CVOUT5V Capacitor 47 F x 5 CGA9N3X7R1C476M230KB RHOT Resistor 100 k RK73H1JTTD1003F HOT/ RPG1V Resistor 100 k RK73H1JTTD1003F PG RPG3V Resistor 100 k RK73H1JTTD1003F pins RPG5V Resistor 100 k RK73H1JTTD1003F Capacitor: Ceramic capacitor, SBD: Schottky barrier diode *1: VVOUT1V setting 1.2V *2: VIN3V setting 3.3V *3: VVOUT5V setting 5.0V TDK: TDK Corporation KOA: KOA Corporation ON: ON Semiconductor Corporation Note: - The values of capacitors and resistors are subjects to consider according to a subsequent system. The values shown in the table are very dependable system whose current consumption varies dynamically from 0A to the full-load condition (maximum output current) in 10 s. Document Number: 002-03396 Rev. *H Page 20 of 35 S6BP501A, S6BP502A 10. Application Note 10.1 Setting the Operation Conditions DD1V Output Voltage The DD1V output voltage (VVOUT1V) of this IC can be adjusted by changing the external resistors connecting the FB1V pin. Figure 10-1 DD1V Output Voltage Setting VVOUT1V RH_FB1V 1 FB1V RL_FB1V The DD1V output voltage (VVOUT1V) can be calculated using the formula below. VVOUT1V [V] = R H_FB1V + R L_FB1V xVFB1V R L_FB1V DD3V Output Voltage The DD3V output voltage (VIN3V) of this IC can be adjusted by changing the external resistors connecting the FB3V pin. Figure 10-2 DD3V Output Voltage Setting VIN3V RH_FB3V 21 FB3V RL_FB3V The DD3V output voltage (VIN3V) can be calculated using the formula below. VIN3V [V] = R H_FB3V + R L_FB3V xVFB3V R L_FB3V DD5V Output Voltage The DD5V output voltage (VVOUT5V) of this IC can be adjusted by changing the external resistors connecting the FB5V pin. Figure 10-3 DD5V Output Voltage Setting VVOUT5V RH_FB5V 8 FB5V RL_FB5V The DD5V output voltage (VVOUT5V) can be calculated using the formula below. VVOUT5V [V] = Document Number: 002-03396 Rev. *H R H_FB5V + R L_FB5V xVFB5V R L_FB5V Page 21 of 35 S6BP501A, S6BP502A CBST3V Capacitor To drive the gate of the DD3V high-side FET (MH), the bootstrap capacitor (CBST3V) must have enough stored charge. The CBST3V capacitor is set to satisfy conditions of the following formula to hold electric charge above the threshold voltage (VFET [V]) of the high-side FET. CBST3V [F] (6.79x102 xCOUT_3V 2 - 0.595xCOUT_3V + 280x 10-6 )xCOUT_3V VIN3V (5 - VFET )x (0.1 x 10-3 + IOUT_MIN5V + ) x 103 R H_FB3V + R L_FB3V CBST3V [F] : Bootstrap capacitor COUT_3V [F] : DD3V output capacitor VFET [V] : DD3V high-side FET threshold voltage IOUT_MIN5V [A] : DD5V output current VIN3V [V] : DD3V output voltage RH_FB3V [] : DD3V high-side output voltage setting resistor RL_FB3V [] : DD3V low-side output voltage setting resistor (See Figure 9-1 Application Circuit Example for more information) Figure 10-4 CBST3V setting (CBST3V vs COUT_3V) CBST3V vs COUT_3V 0.50 VIN3V = 3.3 V, RH_FB3V = 320 k, RL_FB3V = 120 k VFET = 2.5 V, IOUT_MIN5V = 200 A 0.45 CBST3V (Max) 0.40 CBST3V [F] 0.35 0.30 0.25 0.20 0.15 CBST3V (Min) 0.10 0.05 0.00 0 100 200 300 COUT_3V [F] 400 500 S6BP502AGraph002 In addition, when the VIN voltage lowers down to the DD3V output voltage, the on-duty of the switching becomes 100% (DMAX_3V) and the DD3V high-side FET keeps the turn-on state. The electric charge to the CBST3V capacitor is not performed in the turn-on state, then the gate voltage of the high-side FET cannot be maintained. Comfirm that the time period during which the VIN voltage drops (below +3.7 V) is less than the high-side FET on-duration time (TONDT). TONDT can be calculated using the formula below. 1.34 + VFET TONDT [s] {1.675 - 2xln ( )} xCBST3V x 106 3.45 TONDT [s] VFET [V] CBST3V [F] Document Number: 002-03396 Rev. *H : DD3V high-side FET On-duration time : DD3V high-side FET threshold voltage : Bootstrap capacitor Page 22 of 35 S6BP501A, S6BP502A Figure 10-5 High-side FET On-duration Time vs CBST3V TONDT vs CBST3V 1000 VFET = 2.5 V 900 800 TONDT [ms] 700 600 500 400 300 200 100 0 0 Document Number: 002-03396 Rev. *H 0.1 0.2 0.3 CBST3V [F] 0.4 0.5 S6BP502AGraph003 Page 23 of 35 S6BP501A, S6BP502A 11. Reference Data The following data are measured by an evaluation board mounting S6BP502A00SN2B000 under the conditions shown in "9. Application Circuit Example and Parts List". When measuring the efficiency, load regulation, line regulation and the temperature characteristics, the pull-up resistors, RPG1V, RPG3V, RPG5V and RHOT, are removed. VOUT1V: Efficiency vs IVOUT1V VOUT3V: Efficiency vs IVOUT3V VBATTERY = 12 V, VOUT1V setting = 1.2 V, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY 100 100 Fixed PWM (SYNC = 0 V) 70 60 50 Fixed PWM (SYNC = VB) 40 30 90 80 70 60 50 Fixed PWM (SYNC = VB) 40 30 70 50 30 20 10 10 10 0 100 0 100 10m 100m IVOUT1V [A] 1 10 1m 10m 100m IVOUT3V [A] S6BP502AGraph001 0 100 10 90 Automatic PWM/PFM (SYNC = 0 V) VOUT3V: Efficiency [%] 80 60 50 40 30 70 80 60 50 40 30 60 50 40 30 20 20 10 10 10 5 10 15 20 25 30 VBATTERY [V] 35 40 0 0 45 5 10 15 20 25 30 VBATTERY [V] S6BP502AGraph004 40 0 0 45 3.55 5.25 5.20 1.23 3.45 5.15 1.22 3.40 5.10 VOUT3V [V] 1.19 Fixed PWM (SYNC = 0 V) 3.35 3.25 3.20 1.17 3.15 1.16 3.10 1.15 0 3.05 0 1.0 IVOUT1V [A] 1.5 2.0 S6BP502AGraph007 Document Number: 002-03396 Rev. *H Fixed PWM (SYNC = VB) 3.30 1.18 0.5 VOUT5V [V] 3.50 1.20 15 20 25 30 VBATTERY [V] 35 40 45 VOUT5V: Load Regulation VBATTERY = 12 V, VOUT3V setting = 3.3 V, TA = +25 oC, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY 1.24 1.21 10 S6BP502AGraph006 VOUT3V: Load Regulation VBATTERY = 12 V, VOUT1V setting = 1.2 V, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY Fixed PWM (SYNC = VB) 5 S6BP502AGraph005 VOUT1V: Load Regulation 1.25 35 Automatic PWM/PFM (SYNC = 0 V) 70 20 0 0 10 VOUT5V setting = 5 V, IVOUT5V = 0.65 A, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY 100 VOUT5V: Efficiency [%] 80 1 S6BP502AGraph003 90 Fixed PWM (SYNC = 0 V) 10m 100m IVOUT5V [A] VOUT5V: Efficiency vs VBATTERY VOUT3V setting = 3.3 V, IVOUT3V = 0.95 A, TA = +25 oC, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY 100 90 70 1m S6BP502AGraph002 VOUT3V: Efficiency vs VBATTERY VOUT1V setting = 1.2 V, IVOUT1V = 1 A, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY 100 1 Fixed PWM (SYNC = VB) 40 20 1m Automatic PWM/PFM (SYNC = 0 V) 60 20 VOUT1V: Efficiency vs VBATTERY VOUT1V: Efficiency [%] VOUT5V: Efficiency [%] VOUT3V: Efficiency [%] VOUT1V: Efficiency [%] 80 VBATTERY = 12 V, VOUT5V setting = 5 V, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY 100 Automatic 90 PWM/PFM (SYNC = 0 V) 80 90 VOUT1V [V] VOUT5V: Efficiency vs IVOUT5V VBATTERY = 12 V, VOUT3V setting = 3.3 V, TA = +25 oC, EN1V = 0V, EN3V = VB, EN5V = VBATTERY Automatic PWM/PFM (SYNC = 0 V) 5.05 VBATTERY = 12 V, VOUT5V setting = 5 V, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY Fixed PWM (SYNC = VB) 5.00 4.95 Automatic PWM/PFM (SYNC = 0 V) 4.90 4.85 4.80 0.5 1.0 IVOUT3V [A] 1.5 2.0 S6BP502AGraph008 4.75 0 0.5 1.0 IVOUT5V [A] 1.5 2.0 S6BP502AGraph009 Page 24 of 35 S6BP501A, S6BP502A VOUT1V: Line Regulation 1.25 3.55 3.45 5.15 1.22 3.40 5.10 Fixed PWM (SYNC = 0 V) 1.20 1.19 3.35 VOUT5V [V] 5.20 1.23 1.21 Automatic PWM/PFM (SYNC = 0 V) 3.30 3.25 5.00 4.95 3.20 4.90 1.17 3.15 4.85 1.16 3.10 4.80 1.15 0 3.05 0 10 15 20 25 30 VBATTERY [V] 35 40 45 5 10 15 20 25 30 VBATTERY [V] 35 40 Automatic PWM/PFM (SYNC = 0 V) 5.05 1.18 5 VOUT5V setting = 5 V, IVOUT5V = 0.65 A, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY 5.25 3.50 1.25 4.75 0 45 5 10 15 20 25 30 VBATTERY [V] 35 40 45 S6BP502AGraph010 S6BP502AGraph011 S6BP502AGraph012 VOUT1V vs Ambient Temperature VOUT3V vs Ambient Temperature VOUT5V vs Ambient Temperature VBATTERY = 12 V, VOUT1V setting = 1.2 V, IVOUT1V = 1A, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY 3.55 VBATTERY = 12 V, VOUT3V setting = 3.3 V, IVOUT3V = 0.95 A, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY 5.25 3.50 5.20 1.23 3.45 5.15 3.40 5.10 VOUT3V [V] Fixed PWM (SYNC = 0 V) 1.21 1.20 1.19 3.35 3.30 VOUT5V [V] 1.24 1.22 VOUT1V [V] VOUT5V: Line Regulation VOUT3V setting = 3.3 V, IVOUT3V = 0.95 A, TA = +25 oC, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY 1.24 VOUT3V [V] VOUT1V [V] VOUT3V: Line Regulation VOUT1V setting = 1.2 V, IVOUT1V = 1 A, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY Automatic PWM/PFM (SYNC = 0 V) 3.25 5.05 4.95 3.20 4.90 1.17 3.15 4.85 1.16 3.10 4.80 1.15 -50 3.05 -50 -25 0 +25 +50 +75 +100 +125 Ambient Temperature (TA) [oC] S6BP502AGraph013 4.75 -50 -25 0 +25 +50 +75 +100 +125 Ambient Temperature (TA) [oC] S6BP502AGraph014 VOUT1V: Turn On Response S6BP502AGraph015 VOUT1V: Turn Off Response VBATTERY = 12 V, IVOUT1V = IVOUT5V = 0 A, TA = +25 oC, EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) VBATTERY = 12 V, IVOUT1V = IVOUT5V = 0 A, TA = +25 oC, EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) EN1V 5 V/div EN1V 5 V/div VOUT1V 1 V/div VOUT1V 1 V/div PG1V 5 V/div PG1V 5 V/div 5 ms/div Discharge 5 ms/div S6BP502AGraph016 Document Number: 002-03396 Rev. *H Automatic PWM/PFM (SYNC = 0 V) 5.00 1.18 -25 0 +25 +50 +75 +100 +125 Ambient Temperature (TA) [oC] VBATTERY = 12 V, VOUT5V setting = 5 V, IVOUT5V = 0.65 A, EN1V = EN3V = 0 V, EN5V = VBATTERY S6BP502AGraph017 Page 25 of 35 S6BP501A, S6BP502A VOUT3V: Turn On Response VOUT3V: Turn Off Response VBATTERY = 12 V, IVOUT3V = IVOUT5V = 0 A, TA = +25 oC, EN1V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) VBATTERY = 12 V, IVOUT3V = IVOUT5V = 0 A, TA = +25 oC, EN1V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) EN3V 5 V/div EN3V 5 V/div VOUT3V 2 V/div VOUT3V 2 V/div PG3V 5 V/div PG3V 5 V/div 5 ms/div Discharge 5 ms/div S6BP502AGraph018 S6BP502AGraph019 VOUT5V: Turn On Response VOUT5V: Turn Off Response IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) VBATTERY 5 V/div VBATTERY 5 V/div VOUT5V 2 V/div VOUT5V 2 V/div PG5V 5 V/div PG5V 5 V/div IN3V (DD3V output) 2 V/div IN3V (DD3V output) 2 V/div 5 ms/div Natural discharge 5 ms/div S6BP502AGraph020 S6BP502AGraph021 LX3V Output Spectrum vs Frequency LX1V: Switching Waveform VBATTERY = 12 V, IVOUT1V = 2 A, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) VBATTERY = 12 V, IVOUT3V = 1.9 A, IVOUT5V = 0 A, EN1V = 0V, EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM), RBW: 1 kHz, VBW: 100 kHz 0 SSCG OFF LX3V Output Spectrum [dBm] -10 -20 SSCG ON -30 LX1V 1 V/div -40 -50 -60 -70 320k 370k 420k 470k Frequency [Hz] 520k 200 ns/div S6BP502AGraph023 S6BP502AGraph022 Document Number: 002-03396 Rev. *H Page 26 of 35 S6BP501A, S6BP502A LX3V: Switching Waveform LX3V: Switching Waveform VBATTERY = 12 V, IVOUT3V = 100 mA, TA = +25 oC, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) VBATTERY = 12 V, IVOUT3V = 1.9 A, TA = +25 oC, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) LX3V 2 V/div LX3V 2 V/div 20 s/div 1 s/div S6BP502AGraph024 S6BP502AGraph025 LX5V: Switching Waveform LX5V: Switching Waveform VBATTERY = 12 V, IVOUT5V = 50 mA, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) VBATTERY = 12 V, IVOUT5V = 1.3 A, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) LX5V 1 V/div LX5V 1 V/div 5 s/div 200 ns/div S6BP502AGraph026 S6BP502AGraph027 VOUT1V: Ripple Waveform VOUT3V: Ripple Waveform VBATTERY = 12 V, IVOUT1V = 2 A, IVOUT3V = IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) VOUT1V 10 mV/div AC-coupled VOUT3V 20 mV/div AC-coupled 10 s/div 1 s/div S6BP502AGraph028 Document Number: 002-03396 Rev. *H VBATTERY = 12 V, IVOUT1V = 0 A, IVOUT3V = 1.9 A, IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) S6BP502AGraph029 Page 27 of 35 S6BP501A, S6BP502A VOUT5V: Ripple Waveform VBATTERY = 12 V, IVOUT1V = IVOUT3V = 0 A, IVOUT5V = 1.3 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) VOUT5V 50 mV/div AC-coupled 1 s/div S6BP502AGraph030 VOUT1V, VOUT3V, VOUT5V: Ripple Waveform VOUT1V, VOUT3V, VOUT5V: Ripple Waveform VBATTERY = 12 V, IVOUT1V = IVOUT3V = IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM, DD3V & DD5V: Automatic PWM/PFM) VBATTERY = 12 V, IVOUT1V = IVOUT3V = IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = VB (DD1V & DD3V & DD5V: Fixed PWM) VOUT5V 50 mV/div Offset 5 V VOUT5V 50 mV/div AC-coupled VOUT3V 20 mV/div Offset 3.3 V VOUT3V 20 mV/div AC-coupled VOUT1V 10 mV/div Offset 1.2 V VOUT1V 10 mV/div AC-coupled 500 s/div 1 s/div S6BP502AGraph031 S6BP502AGraph032 VOUT1V: Load Transient Response VOUT3V: Load Transient Response VBATTERY = 12 V, IVOUT3V = IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) VBATTERY = 12 V, IVOUT1V = IVOUT5V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) VOUT1V 100 mV/div AC-coupled VOUT3V 200 mV/div Offset 3.3 V 2A 1.9 A IVOUT1V 1 A/div IVOUT3V 1 A/div 0A 0A 100 s/div 100 s/div S6BP502AGraph033 Document Number: 002-03396 Rev. *H S6BP502AGraph034 Page 28 of 35 S6BP501A, S6BP502A VOUT5V: Load Transient Response VBATTERY = 12 V, IVOUT1V = IVOUT3V = 0 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) VOUT5V 500 mV/div AC-coupled IVOUT5V 1 A/div 1.3 A 0A 100 s/div S6BP502AGraph035 VOUT1V, VOUT3V, VOUT5V: Line Transient Response VOUT1V, VOUT3V, VOUT5V: Line Transient Response IVOUT1V = 1 A, IVOUT3V = 0.95 A, IVOUT5V = 0.65 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM, DD3V & DD5V: Automatic PWM/PFM) IVOUT1V = 1 A, IVOUT3V = 0.95 A, IVOUT5V = 0.65 A, TA = +25 oC, EN1V = EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM, DD3V & DD5V: Automatic PWM/PFM) 42 V 12 V VBATTERY 5 V/div VBATTERY 5 V/div 3.7 V 12 V VOUT5V 200 mV/div AC-coupled VOUT5V 200 mV/div AC-coupled VOUT3V 100 mV/div AC-coupled VOUT3V 100 mV/div AC-coupled VOUT1V 50 mV/div AC-coupled VOUT1V 50 mV/div AC-coupled 5 ms/div 5 ms/div S6BP502AGraph036 S6BP502AGraph037 DD1V: Over Current Protection Waveform VBATTERY = 12 V, IVOUT5V = 0 A, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) Over current protection VOUT1V 500 mV/div PG1V 5 V/div 2.36 A 1.9 A IVOUT1V 1 A/div 20 ms/div S6BP502AGraph038 Document Number: 002-03396 Rev. *H Page 29 of 35 S6BP501A, S6BP502A DD1V: Gain, Phase Characteristics DD3V: Gain, Phase Characteristics VBATTERY = 12 V, IVOUT1V = 2 A, IVOUT5V = 0 A, TA = +25 oC, EN1V = VB, EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD1V: Fixed PWM) VBATTERY = 12 V, IVOUT3V = 1.9 A, IVOUT5V = 0 A, TA = +25 oC, EN1V = 0 V, EN3V = VB, EN5V = VBATTERY, SYNC = 0 V (DD3V: Automatic PWM/PFM) 80 80 135 135 60 60 135 135 40 40 90 90 40 40 20 20 45 45 -45 -45 -20 -20 -40 -40 -90 -90 Band width: 67 kHz Phase margin: 37 degree 20 20 00 -40 -40 -135 -135 -60 -60 -80 -80 -180 -180 -80 -80 100k 1M 1k 1,000 Frequency [Hz] 1,000,000 1,000 10,000 10k S6BP502AGraph040 00 Gain -45 -45 -20 -20 -60 -60 1k 45 45 -90 -90 Band width: 15 kHz Phase margin: 53 degree -135 -135 10k 100k Frequency [Hz] -180 -180 1M 1,000,000 Phase 90 90 100,000 00 00 Phase 10,000 Gain 100,000 DD1V: Gain [dB] 60 60 DD3V: Gain [dB] 180 180 DD3V: Phase [degree] 80 80 DD1V: Phase [degree] 180 180 S6BP502AGraph041 DD5V: Gain, Phase Characteristics VBATTERY = 12 V, IVOUT5V = 1.3 A, TA = +25 oC, EN1V = EN3V = 0 V, EN5V = VBATTERY, SYNC = 0 V (DD5V: Automatic PWM/PFM) 80 80 180 180 60 60 135 135 DD5V: Gain [dB] 90 90 Phase 20 20 00 45 45 00 Gain -45 -45 -20 -20 -40 -40 -90 -90 Band width: 11 kHz Phase margin: 87 degree -135 -135 -60 -60 100k Frequency [Hz] Document Number: 002-03396 Rev. *H -180 -180 1M 1,000,000 10k 100,000 1,000 1k 10,000 -80 -80 DD5V: Phase [degree] 40 40 S6BP502AGraph042 Page 30 of 35 S6BP501A, S6BP502A 12. Usage Precaution Printed circuit board ground lines should be set up with consideration for common impedance. Take appropriate measures against static electricity. Containers for semiconductor materials should have anti-static protection or be made of conductive material. mounting, printed circuit boards should be stored and shipped in conductive bags or containers. Work platforms, tools, and instruments should be properly grounded. Working personnel should be grounded with resistance of 250 k to 1 M in serial body and ground. After Do not apply negative voltages. The use of negative voltages below -0.3 V may make the parasitic transistor activated to the LSI, and can cause malfunctions. 13. RoHS Compliance Information This product has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE). 14. Ordering Information Part Number (MPN) S6BP501A00SN2B000 S6BP502A00SN2B000 MPN: Marketing Part Number Package Plastic, Wettable QFN (0.50 mm pitch), 32-pin (VNG032) Figure 14-1 Ordering Part Number Definitions S 6B P 5 0X A 0 0 S N2 B 0 0 0 Fixed on 000 Packing: B = 13 inch Tape and Reel Package: N2 = QFN, Pure Sn / Low-Halogen Reliability Grade: S = 10 ppm Preset Condition: 00 Revision: A = 1st Revision Product ID: 01, 02 Topology: 5 = Switch-Mode Power Supply (For Instrument Cluster) Product Type: P = Power Management IC Product Class: 6B = Automotive Analog Company ID: S = Cypress Document Number: 002-03396 Rev. *H Page 31 of 35 S6BP501A, S6BP502A 15. Package Dimensions D 0.1 0 A C A B D2 4X P D1 0.1 0 C 2X 0.1 0 4X P E1 ND-1) X e E C A B E2 5 L N L1 c 1 B INDEX M ARK 0.5 DIA 6 b e 0.1 0 C TOP VIEW b1 2X 0.1 0 C A B 0.0 5 C 4 BOTTOM VIEW m DETA IL "A " 0.1 0 C A C A1 DETA IL "A " 0.0 8 C 7 SEATING PLAN E L2 A1 b1 b SID E VIEW NOTES DIMENSIONS SYMBOL M IN. NOM. A A1 MAX. 0.90 0.00 NOTE PROFILE 0.05 D 5.00 BSC E 5.00 BSC D1 4.75 BSC E1 4.75 BSC 6. PIN #1 ID ON TOP W ILLBE LOCATED W ITHIN INDICATED ZONE. b 0.18 0.25 0.30 0.10 0.15 0.20 TERMINAL W IDTH 3.30 BSC EXPOSED PAD SIZE E2 3.30 BSC EXPOSED PAD SIZE e 0.50 BSC TERMINAL PITCH L 0.35 0.45 0.55 TERMINAL LENGTH L1 0.05 0.15 0.25 DIMPLE LENGTH c R0.20 m DIMPLE HEIGHT PIN #1 ID 12 0 P N 7. UNILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINKSLUG ASW ELL AS THE TERMINALS. DIMPLE W IDTH D2 0.09 REF 3. N IS THE TOTALNUM BER OF TERMINALS. 4. DIMENSION "b "APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETW EEN 0.15 AND 0.30m m FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA. 5. ND REFER TO THE NUMBER OF TERMINALSON D OR E SIDE. b1 L2 1. ALL DIMENSIONS ARE IN M ILLIMETERS. 2. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994. 0.60 32 TERMINAL COUNT 002-13490 Rev. ** PACKAGE OUTLINE, 32 LEAD W QFN 5.0X5.0X0.9 M M VNG032 3.3X3.3 M M EPAD (SAW N) REV** Document Number: 002-03396 Rev. *H Page 32 of 35 S6BP501A, S6BP502A Document History Document Title: S6BP501A, S6BP502A 3ch DC/DC Converter IC for Automotive Cluster Document Number: 002-03396 Revision ECN Orig. of Change Submission Date ** 4921966 HIXT 09/16/2015 New Spec. *A 4998578 HIXT 11/02/2015 Added Errata. 01/26/2016 Updated the description for the pin name, IN3V in the Table 3-1. Updated the following Electrical Characteristics. ILEAK_1V: Condition ILXPEAK_1V: Min values tSS_3V: Typ value RONH_3V: Typ value RON_BSTSW: Typ and Max values IR_BSTSW: Condition and Max value ILOAD_ SW3V: Min values ILEAK_SW3V: Condition tSS_SW3V: Typ value IPWMPFM_5V: Typ value ILEAK_5V: Condition ILX_PEAK5V: Typ value VOVDF_PG1V: Typ value SSCG block (Modulation range): Typ value Updated the description and the Table 8-2 of the SYNC in the Section 8.2. Added the remarks for the DD5V output in the Table 8-3. Updated the following parts in the Table 9-1.. CVDD: value, part number and remarks RH_FB3V: value and part number RL_FB3V: value and part number RS: value Added "Development Support" Updated Errata. 05/16/2016 Added "AEC-Q100 compliant (Grade-2)" in Features. Updated Architecture Block Diagram. Deleted Errata item1, item2, item4, and item5 from Errata. Errata item3 in Errata is under confirmation with Rev.2 silicon. 09/09/2016 Added Block Diagram Added More Information Updated the values in Electrical Characteristics DD3V block: Boost switch RONH_3V: Condition (DRVH3V pin current = 50 mA 10 mA), Typ value (8.5 15) RON_BSTSW: Typ value (3 8), Max value (10 24) IR_BSTSW: Max value (3 A 2 A) Deleted "Development Support" Added Figure 14-1 Ordering Part Number Definitions Deleted Errata *B *C *D 5107300 5198555 5325274 HIXT HIXT HIXT Document Number: 002-03396 Rev. *H Description of Change Page 33 of 35 S6BP501A, S6BP502A Revision *E *F ECN 5522611 5626998 Orig. of Change HIXT HIXT Submission Date Description of Change 11/18/2016 Updated the values in Electrical Characteristics Supply current: ISHDN: Added Max value (2 A) IVB: Added Max value (25 mA) DD1V block: RONH_1V: Added Max value (260 m) RONL_1V: Added Max value (200 m) RDIS_1V: Added Min value (280), Added Max value (520) tSS_1V: Added Min value (0.5 ms), Added Max value (2 ms) DD3V block: tSS_3V: Added Min value (0.5 ms), Added Max value (2 ms) RONH_3V: Added Max value (30 ) RONL_3V: Added Max value (3 ) RONH_3V: Added Max value (4 ) RONL_3V: Added Max value (2 ) RDIS_SW3V: Added Min value (280), Added Max value (520) tSS_SW3V: Added Min value (1 ms), Added Max value (4 ms) DD5V block: RONH_5V: Added Max value (260 m) RONL_5V: Added Max value (200 m) tSS_5V: Added Min value (0.2 ms), Added Max value (1 ms) EN1V pin: ION_EN1V: Added Max value (100 A) EN3V pin: ION_EN3V: Added Max value (100 A) EN5V pin: IOFF_EN5V: Added Max value (1 A) SYNC Pin / SYNC block: IIN_SYNC: Added Max value (100 A) SSCG block: Modulation range: Added Min value (3 %), Added Max value (9%) FMOD: Added comments in condition. Added Min value (3 kHz), Added Max value (5 kHz) Updated Figure 8-1 Turn On and Turn Off Sequence Added a comment "Start-up initialization is complete". 02/13/2017 Changed the values in Electrical Characteristics OSC block: Switching frequency FOSC1: Changed Min value (2.0 MHz 1.9 MHz) Changed Max value (2.2 MHz 2.3 MHz) FOSC2: Changed Min value (0.40 MHz 0.38 MHz) Changed Max value (0.44 MHz 0.46 MHz) Added the setting of CBST3V Capacitor in Application Note *G 5764719 HIXT 06/20/2017 Updated Block Diagram Corrected a typo (FET symbol of the load switch): "NMOS" "PMOS" Updated Architecture Block Diagram Corrected a typo (FET symbol of the load switch): "NMOS" "PMOS" Updated Absolute Maximum Ratings Corrected a typo (Symbol of "DRVL3V to PGND3V" at the difference voltage): "VDRVH3V_LX3V" "VDRVL3V_PGND3V" Updated the conditions in Electrical Characteristics DD1V block, VOVPF_1V: Added "Monitoring VLX1V falling" DD3V block, VOVPR_3V: Changed "Monitoring VVOUT3V rising" "Monitoring VCSN rising" DD3V block, VOVPF_3V: Added "Monitoring VIN3V falling" DD3V block, RONL_3V: Corrected a typo "(PLX3V to DRVL3V)" "(LX3V to DRVL3V)" DD5V block, VOVPF_5V: Added "Monitoring VVOUT5V falling" PG1V pin, ILEAK_PG1V: Corrected a typo "VPG5V = 5.0 V" "VPG1V = 5.0 V" PG1V pin, VLOW_PG1V: Corrected a typo "IPG5V = 3 mA" "IPG1V = 3 mA" Added Figure 3-1 I/O Pin Equivalent Circuit Diagram Added Reference Data Deleted the part number of the engineering part number from Ordering Information *H 6283945 ATTS 08/17/2018 No update due to sunset review Document Number: 002-03396 Rev. *H Page 34 of 35 S6BP501A, S6BP502A Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. PSoC(R) Solutions Products Arm(R) Cortex(R) Microcontrollers Automotive Clocks & Buffers Interface Internet of Things Memory cypress.com/arm cypress.com/automotive cypress.com/clocks cypress.com/interface cypress.com/iot cypress.com/mcu PSoC cypress.com/psoc Power Management ICs cypress.com/pmic USB Controllers Wireless Connectivity Cypress Developer Community Community | Projects | Video | Blogs | Training | Components Technical Support cypress.com/support cypress.com/memory Microcontrollers Touch Sensing PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU cypress.com/touch cypress.com/usb cypress.com/wireless Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. (c) Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Document Number: 002-03396 Rev. *H August 17, 2018 Page 35 of 35