D-8 DGN-8 TPS2060, TPS2064 TPS2068, TPS2069 DRB-8 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES Check for Samples: TPS2060, TPS2064, TPS2068, TPS2069 FEATURES APPLICATIONS * * * * * * * * * * * * * * * 1 2 * * * 70-m High-Side MOSFET 1.5-A Continuous Current Thermal and Short-Circuit Protection Accurate Current Limit (1.6 A min, 2.6 A max) Operating Range: 2.7 V to 5.5 V 0.6-ms Typical Rise Time Undervoltage Lockout Deglitched Fault Report (OC) No OC Glitch During Power Up 1-A Maximum Standby Supply Current Reverse Current Blocking TPS2060/64 Temperature Range: 0C to 70C TPS2068/69 DGN Package Temperature Range: -40C to 85C TPS2068 D Package Temperature Range: 0C to 70C UL Listed - File No. E169910 TPS2068/69: CB Certified Heavy Capacitive Loads Short-Circuit Protections TPS2060/TPS2064 DRB PACKAGES (TOP VIEW) TPS2060/TPS2064 DGN PACKAGE (TOP VIEW) GND IN EN1 EN2 1 2 3 4 8 7 6 5 OC1 OUT1 OUT2 OC2 GND 1 8 OC1 IN 2 7 OUT1 EN1 3 6 OUT2 EN2 4 5 OC2 TPS2068 D PACKAGE (TOP VIEW) GND 1 8 OUT IN 2 7 OUT IN 3 6 OUT EN 4 5 OC TPS2068 DGN PACKAGE (TOP VIEW) GND IN IN EN 1 2 3 4 8 7 6 5 TPS2069 DGN PACKAGE (TOP VIEW) OUT OUT OUT OC GND IN IN EN 1 2 3 4 8 7 6 5 OUT OUT OUT OC All enable inputs are active high for the TPS2064 devices. DESCRIPTION The TPS206x power-distribution switches are intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. This device incorporates 70-m N-channel MOSFET power switches for power-distribution systems that require single or dual power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V. When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. Current limit is typically 2.1 A. 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPad is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. AVAILABLE OPTION AND ORDERING INFORMATION TA 0C to 70C -40C to 85C 0C to 70C (1) (2) ENABLE RECOMMENDED MAXIMUM CONTINUOUS LOAD CURRENT TYPICAL SHORT-CIRCUIT CURRENT LIMIT AT 25C NUMBER OF SWITCHES Active low Dual Active high Active low 1.5 A 2.1 A Active high Active low Single Single PACKAGED DEVICES (1) (2) MSOP (DGN) SON (DRB) TPS2060DGN TPS2060DRB TPS2064DGN TPS2064DRB TPS2068DGN TPS2069DGN TPS2068D The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2060DGN). For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range unless otherwise noted (1) UNIT VI Input voltage range, VI(IN) -0.3 V to 6 V Input voltage range, VI(/ENx), VI(ENx) -0.3 V to 6 V Voltage range, VI(/OC), VI(/OCx) -0.3 V to 6 V -0.3 V to 6 V VO Output voltage range, VO(OUT), VO(OUTx) IO Continuous output current, IO(OUT), IO(OUTx) Internally limited Continuous total power dissipation See Dissipation Rating Table TPS2060/64 TJ Operating virtual junction temperature range Tstg Storage temperature range ESD Electrostatic discharge protection 0C to 105C -40C to 105C TPS2068/69 (DGN Package) TPS2068 (D Package) (1) 0C to 105C -65C to 150C Human body model MIL-STD-883C 2 kV Charge device model (CDM) 500 V Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. DISSIPATING RATING TABLE (1) PACKAGE TA < 25C POWER RATING DERATING FACTOR ABOVE TA = 25C TA = 70C POWER RATING TA = 85C POWER RATING DGN-8 (2) 1370 mW 17 mW/C 600 mW 342 mW D-8 585.82 mW 5.8582 mW/C 322.20 mW 234.32 mW DRB-8 (Low-K) (3) 270 CW 370 mW 3.71 mW/C 203 mW 148 mW DRB-8 (High-K) (4) 60 CW 1600 mW 16.67 mW/C 916 mW 866 mW (1) (2) (3) (4) 2 THERMAL RESISTANCE JA Heatsink the PowerPadTMper the recommendations of SLMA002. PCB used for recommendations per appendix A4. See Recommended Operating Conditions Table for PowerPad connection guidelines to meet qualifying conditions for CB Certificate. Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note SLMA002 for further details. Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note SLMA002 for further details. Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com RECOMMENDED OPERATING CONDITIONS (1) MIN MAX 2.7 5.5 V Input voltage, VI(ENx), VI(/ENx) 0 5.5 V IO Continuous output current, IO(OUTx) 0 1.5 A TJ Operating virtual junction temperature Input voltage, VI(IN) VI TPS2060/64 TPS2068/69 (DGN Package) 0 105 -40 105 0 105 TPS2068 (D Package) (1) UNIT C The PowerPad must be connected externally to GND pin to meet qualifying conditions for CB Certificate (DGN package only). ELECTRICAL CHARACTERISTICS 0C TJ 105C for the TPS2060/64 and TPS2068 (D package), plus -40C TJ 105 for the TPS2068/69 (DGN package), VI(IN) = 5.5 V, IO = 1 A, VI(/ENx) = 0 V, or VI(ENx) = 5.5 V (unless otherwise noted). TEST CONDITIONS (1) PARAMETER MIN TYP MAX UNIT POWER SWITCH rDS(on) tr Static drain-source on-state resistance, 5-V operation and 3.3-V operation VI(IN) = 5 V or 3.3 V, IO = 1.5 A 70 115 m Static drain-source on-state resistance, 2.7-V operation VI(IN) = 2.7 V, IO = 1.5 A 75 125 m 0.6 1.5 Rise time, output tf Fall time, output VI(IN) = 5.5 V VI(IN) = 2.7 V VI(IN) = 5.5 V CL = 1 F, RL = 5 TJ = 25C VI(IN) = 2.7 V 0.4 1 0.05 0.5 0.05 0.5 ms ENABLE INPUT EN OR EN VIH High-level input voltage 2.7 V < VI(IN) < 5.5 V VIL Low-level input voltage 2.7 V < VI(IN) < 5.5 V II Input current VI(/ENx) = 0 V or 5.5 V, VI(ENx) = 0 V or 5.5 V ton Turnon time CL = 100 F, RL = 5 3 toff Turnoff time CL = 100 F, RL = 5 10 2 0.8 -0.5 0.5 V A ms CURRENT LIMIT IOS Short-circuit output current VI(IN) = 5 V, OUT connected to GND, device enabled into short-circuit IOC_TRIP Overcurrent trip threshold VI(IN) = 5 V, Current ramp ( 100 A/s) on OUT Short-circuit output current VI(IN) = 5 V, OUT1 and OUT2 connected to GND, Device enabled into short-circuit, current measured at VI(IN) IOC_TRIP (2) Overcurrent trip threshold TPS2060/64 VI(IN) = 5 V, Current ramp ( 100 A/s) on OUT1 and OUT2 tied together, current measured at VI(IN) IOL Supply current, low-level output No load on OUT, VI(/ENx) = 5.5 V, or VI(ENx) = 0 V IOH Supply current, high-level output TPS2060/64 IOH Ilkg IOS (2) 1.6 2.1 2.6 3.2 3.9 2.3 2.85 3.4 3.2 4.2 5.2 A 6.4 7.8 A TJ = 25C 0.5 1 Over TJ range 0.5 5 No load on OUT, VI(/ENx) = 0 V, or VI(ENx) = 5.5 V TJ = 25C 50 70 Over TJ range 50 90 Supply current, high-level output TPS2068/69 No load on OUT, VI(/ENx) = 0 V, or VI(ENx) = 5.5 V TJ = 25C 43 60 Over TJ range 43 70 Leakage current OUT connected to ground, VI(/ENx) = 5.5 V, or VI(ENx) = 0 V Reverse leakage current VI(OUTx) = 5.5 V, IN = ground TPS2060/64 TPS2068/69 TJ = 25C A A A A A 1 A 0.2 A UNDERVOLTAGE LOCKOUT Low-level input voltage, IN Hysteresis, IN (1) (2) 2 TJ = 25C 2.5 75 V mV Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. This configuration has not been tested for UL certification. Copyright (c) 2005-2011, Texas Instruments Incorporated 3 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com ELECTRICAL CHARACTERISTICS (continued) 0C TJ 105C for the TPS2060/64 and TPS2068 (D package), plus -40C TJ 105 for the TPS2068/69 (DGN package), VI(IN) = 5.5 V, IO = 1 A, VI(/ENx) = 0 V, or VI(ENx) = 5.5 V (unless otherwise noted). TEST CONDITIONS (1) PARAMETER MIN TYP MAX UNIT OVERCURRENT OCx VOL(/OCx) Output low voltage IO(/OCx) = 5 mA Off-state current VO(/OCx) = 5 V or 3.3 V OC deglitch OCx assertion or deassertion 4 8 0.4 V 1 A 15 ms THERMAL SHUTDOWN (3) Thermal shutdown threshold 135 Recovery from thermal shutdown 125 Hysteresis (3) C C 10 C The thermal shutdown only reacts under overcurrent conditions. DEVICE INFORMATION Pin Functions PINS DGN and DRB PACKAGES NAME I/O DESCRIPTION TPS2060 TPS2064 3 -- I Enable input, logic low turns on power switch IN-OUT1 EN2 4 -- I Enable input, logic low turns on power switch IN-OUT2 EN1 -- 3 I Enable input, logic high turns on power switch IN-OUT1 EN2 -- 4 I Enable input, logic high turns on power switch IN-OUT2 GND 1 1 IN 2 2 I Input voltage OC1 8 8 O Overcurrent, open-drain output, active low, IN-OUT1 OC2 5 5 O Overcurrent, open-drain output, active low, IN-OUT2 OUT1 7 7 O Power-switch output, IN-OUT1 OUT2 6 6 O Power-switch output, IN-OUT2 EN1 PowerPad PowerPad 4 Ground Connect to GND Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com Functional Block Diagram (TPS2060 and TPS2064) OC1 Thermal Sense GND Deglitch EN1 (See Note B) Driver Current Limit Charge Pump (See Note A) CS OUT1 UVLO (See Note A) IN CS OUT2 Charge Pump Driver Current Limit OC2 EN2 (See Note B) Thermal Sense A. Current sense. B. Active low (ENx) for TPS2060. Active high (ENx) for TPS2064. Copyright (c) 2005-2011, Texas Instruments Incorporated Deglitch 5 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com DEVICE INFORMATION Pin Functions (TPS2068 and TPS2069) PINS NAME I/O DESCRIPTION TPS2068 TPS2069 EN 4 -- I Enable input, logic low turns on power switch EN -- 4 I Enable input, logic high turns on power switch GND 1 1 IN 2, 3 2, 3 I Input voltage OC 5 5 O Overcurrent, open-drain output, active-low 6, 7, 8 6, 7, 8 O Power-switch output PowerPad PowerPad OUT (1) Ground Connect to GND (DGN Package Only) (1) See the Recommended Operating Conditions Table for PowerPad connection guidelines to meet qualifying conditions for CB Certificate (DGN package only). Functional Block Diagram (TPS2068 and TPS2069) (See Note A) CS IN OUT Charge Pump EN (See Note B) Driver Current Limit OC UVLO GND 6 Thermal Sense A. Current sense. B. Active low (EN) for TPS2068. Active high (EN) for TPS2069. Deglitch Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com PARAMETER MEASUREMENT INFORMATION OUT RL tf tr CL VO(OUT) 90% 10% 90% 10% TEST CIRCUIT 50% VI(EN) 50% toff ton VO(OUT) 50% VI(EN) 90% 50% toff ton VO(OUT) 10% 90% 10% VOLTAGE WAVEFORMS Figure 1. Test Circuit and Voltage Waveforms RL = 5 W, CL = 1 mF, TA = 25 C VI(EN) 5 V/div VI(EN) 5 V/div RL = 5 W, CL = 1 mF, TA = 25 C VO(OUT) 2 V/div VO(OUT) 2 V/div t - Time - 400 ms Figure 2. Turnon Delay and Rise Time With 1-F Load Copyright (c) 2005-2011, Texas Instruments Incorporated t - Time - 400 ms Figure 3. Turnoff Delay and Fall Time With 1-F Load 7 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) RL = 5 W, CL = 100 mF, TA = 25 C VI(EN) 5 V/div VO(OUT) 2 V/div VI(EN) 5 V/div RL = 5 W, CL = 100 mF, TA = 25 C VO(OUT) 2 V/div t - Time - 400 ms Figure 4. Turnon Delay and Rise Time With 100-F Load t - Time - 400 ms Figure 5. Turnoff Delay and Fall Time With 100-F Load VIN = 5 V, RL = 3 W, TA = 255C VI(EN) 5 V/div VI(EN) 5 V/div 220 mF 470 mF IO(OUT) 1 A/div 100 mF IO(OUT) 500 mA/div t - Time - 500 ms/div t - Time - 500 ms/div Figure 6. Short-Circuit Current, Device Enabled Into Short 8 Figure 7. Inrush Current With Different Load Capacitance Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) VO(OCx) 2 V/div IO(OUT) 1 A/div t - Time - 2 ms/div Figure 8. 0.6- Load Connected to Enabled Device TYPICAL CHARACTERISTICS TURNON TIME vs INPUT VOLTAGE TURNOFF TIME vs INPUT VOLTAGE 1.0 2 CL = 100 mF, RL = 5 W, TA = 255C 0.9 0.8 CL = 100 mF, RL = 5 W, TA = 255C 1.9 Turnoff Time - mS Turnon Time - ms 0.7 0.6 0.5 0.4 0.3 0.2 1.8 1.7 1.6 0.1 0 2 3 4 5 VI - Input Voltage - V Figure 9. Copyright (c) 2005-2011, Texas Instruments Incorporated 6 1.5 2 3 4 5 VI - Input Voltage - V 6 Figure 10. 9 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) RISE TIME vs INPUT VOLTAGE FALL TIME vs INPUT VOLTAGE 0.25 0.6 0.5 0.2 0.4 Fall Time - ms Rise Time - ms CL = 1 mF, RL = 5 W, TA = 255C CL = 1 mF, RL = 5 W, TA = 255C 0.3 0.15 0.1 0.2 0.05 0.1 0 2 3 4 5 VI - Input Voltage - V 0 6 2 Figure 12. TPS2060, TPS2064 SUPPLY CURRENT, OUTPUT ENABLED vs JUNCTION TEMPERATURE TPS2068, TPS2069 SUPPLY CURRENT, OUTPUT ENABLED vs JUNCTION TEMPERATURE II(IN) - Supply Current, Output Enabled - mA I I (IN) - Supply Current, Output Enabled - A 6 60 VI = 5.5 V 60 50 VI = 5 V VI = 3.3 V 40 30 VI = 2.7 V 20 10 VI = 5.5 V 50 VI = 5 V 40 30 20 VI = 3.3 V VI = 2.7 V 10 0 -50 0 50 100 TJ - Junction Temperature - 5C Figure 13. 10 4 5 VI - Input Voltage - V Figure 11. 70 0 3 150 -50 0 50 100 150 TJ - Junction Temperature - C Figure 14. Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE 120 0.5 0.45 IO = 0.5 A VI = 5.5 V VI = 5 V 0.35 VI = 3.3 V VI = 2.7 V 0.25 0.2 0.15 0.1 Out1 = 3.3 V 80 Out1 = 2.7 V 60 40 20 0.05 0 -50 0 50 100 TJ - Junction Temperature - 5C 0 150 -50 0 50 100 150 TJ - Junction Temperature - 5C Figure 15. Figure 16. SHORT-CIRCUIT OUTPUT CURRENT vs JUNCTION TEMPERATURE UNDERVOLTAGE LOCKOUT vs JUNCTION TEMPERATURE 2.3 2.6 UVLO Rising UVOL - Undervoltage Lockout - V 2.5 IOS - Short-Circuit Current Limit - A On-State Resistance - m 0.4 0.3 Out1 = 5 V 100 r DS(on) - Static Drain-Source I I (IN) - Supply Current, Output Disabled - A SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE 2.4 VI = 2.7 V 2.3 VI = 3.3 V 2.2 2.1 VI = 5.5 V VI = 5 V 2 1.9 1.8 2.26 2.22 UVLO Falling 2.18 2.14 1.7 1.6 -50 0 50 100 TJ - Junction Temperature - C Figure 17. Copyright (c) 2005-2011, Texas Instruments Incorporated 150 2.1 -50 0 50 100 150 TJ - Junction Temperature - 5C Figure 18. 11 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) CURRENT-LIMIT RESPONSE vs PEAK CURRENT 200 Current-Limit Response - ms VI = 5 V, TA = 25 C 150 100 50 0 0 2.5 5 7.5 10 Peak Current - A Figure 19. 12 Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com APPLICATION INFORMATION POWER-SUPPLY CONSIDERATIONS TPS2060 2 Power Supply 2.7 V to 5.5 V IN OUT1 0.1 F 8 3 5 4 7 Load 0.1 F 22 F 0.1 F 22 F OC1 EN1 OUT2 6 OC2 Load EN2 GND 1 Figure 20. Typical Application A 0.01-F to 0.1-F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-F to 0.1-F ceramic capacitor improves the immunity of the device to short-circuit transients. OVERCURRENT A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting. Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before VI(IN) has been applied (see Figure 6). The TPS206x senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react (see Figure 8). After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode. In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The TPS206x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode. OC RESPONSE The OCx open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on OCx occurs due to the 10-ms deglitch circuit. The TPS206x is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. OCx is not deglitched when the switch is turned off due to an overtemperature shutdown. Copyright (c) 2005-2011, Texas Instruments Incorporated 13 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com V+ TPS2060 GND Rpullup OC1 IN OUT1 EN1 OUT2 EN2 OC2 Figure 21. Typical Circuit for the OC Pin POWER DISSIPATION AND JUNCTION TEMPERATURE The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistance of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the rDS(on) of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read rDS(on) from Figure 16. Using this value, the power dissipation per switch can be calculated by: PD = rDS(on) x I2 Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs. Finally, calculate the junction temperature: TJ = PD x RJA + TA Where: TA= Ambient temperature C RJA = Thermal resistance PD = Total power dissipation based on number of switches being used. Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer. THERMAL PROTECTION Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS206x implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The OCx open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs. UNDERVOLTAGE LOCKOUT (UVLO) An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots. 14 Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 www.ti.com SLVS553K - MARCH 2005 - REVISED MAY 2011 UNIVERSAL SERIAL BUS (USB) APPLICATIONS The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for lowto-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution. USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements: * Hosts/self-powered hubs (SPH) * Bus-powered hubs (BPH) * Low-power, bus-powered functions * High-power, bus-powered functions * Self-powered functions SPHs and BPHs distribute data and power to downstream functions. The TPS206x has higher current capability than required by one USB port; so, it can be used on the host side and supplies power to multiple downstream ports or functions. HOST/SELF-POWERED AND BUS-POWERED HUBS Hosts and SPHs have a local power supply that powers the embedded functions and the downstream ports (see Figure 22). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs. Copyright (c) 2005-2011, Texas Instruments Incorporated 15 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com Downstream USB Ports D+ D- VBUS 0.1 F 22 F GND D+ D- VBUS 0.1 F 22 F GND Power Supply 3.3 V 5V IN OUT1 0.1 F D- 7 VBUS 0.1 F 8 3 USB Controller D+ TPS2060 2 5 4 22 F GND OC1 EN1 D+ OC2 EN2 OUT2 GND D- 6 VBUS 0.1 F 2 F GND 1 D+ D- VBUS 0.1 F 22 F GND D+ D- VBUS 0.1 F 22 F GND Figure 22. Typical Six-Port USB Host/Self-Powered Hub BPHs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port. 16 Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 and 10 F at power up, the device must implement inrush current limiting (see Figure 23). With TPS206x, the internal functions could draw more than 500 mA, which fits the needs of some applications such as motor driving circuits. Power Supply 3.3 V D+ D- VBUS TPS2060 2 10 F 0.1 F IN OUT1 GND 8 3 USB Control 5 4 7 0.1 F 10 F Internal Function 0.1 F 10 F Internal Function OC1 EN1 OC2 EN2 OUT2 GND 1 6 Figure 23. High-Power Bus-Powered Function USB POWER-DISTRIBUTION REQUIREMENTS USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented. * Hosts/SPHs must: - Current-limit downstream ports - Report overcurrent conditions on USB VBUS * BPHs must: - Enable/disable power to downstream ports - Power up at <100 mA - Limit inrush current (<44 and 10 F) * Functions must: - Limit inrush currents - Power up at <100 mA The feature set of the TPS206x allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 24). Copyright (c) 2005-2011, Texas Instruments Incorporated 17 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com TUSB2040 Hub Controller Upstream Port SN75240 BUSPWR A C B D GANGED D+ D- DP0 DP1 DM0 DM1 Tie to TPS2041 EN Input D+ A C B D GND OC 5V IN DM2 5-V Power Supply EN GND 5V 33 F DM3 A C B D 1 F TPS76333 4.7 F SN75240 D+ D- Ferrite Beads GND DP4 IN 3.3 V 4.7 F VCC DM4 5V TPS2060 GND GND 48-MHz Crystal XTAL1 PWRON1 EN1 OUT1 OVRCUR1 OC1 OUT2 PWRON2 EN2 OVRCUR2 OC2 33 F D+ IN 0.1 F Tuning Circuit D- DP3 OUT 0.1 F Ferrite Beads SN75240 DP2 TPS2041B Downstream Ports D- Ferrite Beads GND XTAL2 5V OCSOFF 33 F GND D+ Ferrite Beads D- GND 5V 33 F USB rev 1.1 requires 120 F per hub. Figure 24. Hybrid Self / Bus-Powered Hub Implementation GENERIC HOT-PLUG APPLICATIONS In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS206x, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS206x also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module. 18 Copyright (c) 2005-2011, Texas Instruments Incorporated TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com PC Board TPS2060 OC1 GND Power Supply 2.7 V to 5.5 V 1000 F Optimum 0.1 F IN EN1 EN2 Block of Circuitry OUT1 OUT2 OC2 Block of Circuitry Overcurrent Response Figure 25. Typical Hot-Plug Implementation By placing the TPS206x between the VCC input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device. DETAILED DESCRIPTION Power Switch The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 1.5 A. Charge Pump An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current. Driver The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. Enable (ENx) The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 A when a logic high is present on ENx, or when a logic low is present on ENx. A logic zero input on ENx, or a logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels. Overcurrent (OCx) The OCx open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the OCx signal from oscillation or false triggering. If an overtemperature shutdown occurs, the OCx is asserted instantaneously. Copyright (c) 2005-2011, Texas Instruments Incorporated 19 TPS2060, TPS2064 TPS2068, TPS2069 SLVS553K - MARCH 2005 - REVISED MAY 2011 www.ti.com Current Sense A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load. Thermal Sense The TPS206x implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (OCx) is asserted (active low) when an overtemperature shutdown or overcurrent occurs. Undervoltage Lockout A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch. 20 Copyright (c) 2005-2011, Texas Instruments Incorporated PACKAGE OPTION ADDENDUM www.ti.com 7-May-2011 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) TPS2060DGN ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2060DGNG4 ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2060DGNR ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2060DGNRG4 ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2060DRBR ACTIVE SON DRB 8 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2060DRBT ACTIVE SON DRB 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2064DGN ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2064DGNG4 ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2064DGNR ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2064DGNRG4 ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2064DRBR ACTIVE SON DRB 8 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2064DRBT ACTIVE SON DRB 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2068D ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TPS2068DG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TPS2068DGN ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2068DGNG4 ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2068DGNR ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Addendum-Page 1 Samples (Requires Login) PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 7-May-2011 Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) TPS2068DGNRG4 ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2068DR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TPS2068DRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TPS2069DGN ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2069DGNG4 ACTIVE MSOPPowerPAD DGN 8 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2069DGNR ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS2069DGNRG4 ACTIVE MSOPPowerPAD DGN 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 2 PACKAGE OPTION ADDENDUM www.ti.com 7-May-2011 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TPS2068 : * Automotive: TPS2068-Q1 NOTE: Qualified Version Definitions: * Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects Addendum-Page 3 PACKAGE MATERIALS INFORMATION www.ti.com 16-Jun-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS2060DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TPS2060DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 TPS2060DRBR SON DRB 8 3000 330.0 12.4 3.3 3.3 1.0 8.0 12.0 Q2 TPS2060DRBT SON DRB 8 250 180.0 12.4 3.3 3.3 1.0 8.0 12.0 Q2 TPS2064DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TPS2064DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 TPS2064DRBR SON DRB 8 3000 330.0 12.4 3.3 3.3 1.0 8.0 12.0 Q2 TPS2064DRBT SON DRB 8 250 180.0 12.4 3.3 3.3 1.0 8.0 12.0 Q2 TPS2068DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TPS2068DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 16-Jun-2012 Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS2068DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TPS2069DGNR MSOPPower PAD DGN 8 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS2060DGNR MSOP-PowerPAD DGN 8 2500 346.0 346.0 35.0 TPS2060DGNR MSOP-PowerPAD DGN 8 2500 364.0 364.0 27.0 TPS2060DRBR SON DRB 8 3000 346.0 346.0 35.0 TPS2060DRBT SON DRB 8 250 203.0 203.0 35.0 TPS2064DGNR MSOP-PowerPAD DGN 8 2500 346.0 346.0 35.0 TPS2064DGNR MSOP-PowerPAD DGN 8 2500 364.0 364.0 27.0 TPS2064DRBR SON DRB 8 3000 346.0 346.0 35.0 TPS2064DRBT SON DRB 8 250 203.0 203.0 35.0 TPS2068DGNR MSOP-PowerPAD DGN 8 2500 346.0 346.0 35.0 TPS2068DGNR MSOP-PowerPAD DGN 8 2500 364.0 364.0 27.0 TPS2068DR SOIC D 8 2500 533.4 186.0 36.0 TPS2069DGNR MSOP-PowerPAD DGN 8 2500 346.0 346.0 35.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated