Rev. 3.2
2/2011
Page 1 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
FEATURES
•48 Vdc to 3 Vdc 70 A current multiplier
- Operating from standard 48 V or 24 V PRMTM regulators
•High efficiency (>94%) reduces system power
consumption
•High density (238 A/in3)
•“Full Chip” V•I Chip package enables surface mount,
low impedance interconnect to system board
•Contains built-in protection features:
- Overvoltage Lockout
- Overcurrent
- Short Circuit
- Overtemperature
•Provides enable / disable control,
internal temperature monitoring
•ZVS / ZCS resonant Sine Amplitude Converter topology
•Less than 50ºC temperature rise at full load
in typical applications
TYPICAL APPLICATIONS
•High End Computing Systems
•Automated Test Equipment
•High Density Power Supplies
•Communications Systems
DESCRIPTION
The V•I ChipTM current multiplier is a high efficiency (>94%)
Sine Amplitude ConverterTM (SACTM) operating from a
26 to 55 Vdc primary bus to deliver an isolated output. The
Sine Amplitude Converter offers a low AC impedance beyond
the bandwidth of most downstream regulators; therefore
capacitance normally at the load can be located at the input to
the Sine Amplitude Converter. Since the K factor of the
VTM48EF030T070A00 is 1/16, the capacitance value can be
reduced by a factor of 256, resulting in savings of board area,
materials and total system cost.
The VTM48EF030T070A00 is provided in a V•I Chip package
compatible with standard pick-and-place and surface mount
assembly processes. The co-molded V•I Chip package provides
enhanced thermal management due to a large thermal
interface area and superior thermal conductivity. The high
conversion efficiency of the VTM48EF030T070A00 increases
overall system efficiency and lowers operating costs compared
to conventional approaches.
The VTM48EF030T070A00 enables the utilization of Factorized
Power ArchitectureTM which provides efficiency and size
benefits by lowering conversion and distribution losses and
promoting high density point of load conversion.
VTMTM
Current Multiplier
VIN = 26 to 55 V
VOUT = 1.6 to 3.4 V(NO LOAD)
IOUT = 70 A(NOM)
K = 1/16
VIN
L
O
A
D
PR
PC
VC
TM
IL
OS
SG
PRMTM
Regulator
CD
-Out
+Out
-In
+In
PC
VC
TM
-Out
+Out
-In
+In
Regulator Voltage Transformer
Factorized Power ArchitectureTM
VTMTM
Transformer
(See Application Note AN:024)
CUS
®
S
NRTL
CUS
PART NUMBER PACKAGE STYLE PRODUCT GRADE
F= J-Lead T= -40 to 125°C
T= Through hole M= -55 to 125°C
PART NUMBERING
For Storage and Operating Temperatures see Section 6.0 General Characteristics
030
xy070A00
E48VTM
TYPICAL APPLICATION
Rev. 3.2
2/2011
Page 2 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
ATTRIBUTE SYMBOL CONDITIONS / NOTES MIN TYP MAX UNIT
Input voltage range VIN No external VC applied 26 55 VDC
VC applied 055
VIN slew rate dVIN /dt 1V/µs
VIN UV turn off VIN_UV Module latched shutdown, 24 26 V
No external VC applied, IOUT = 70A
No Load power dissipation PNL
VIN = 48 V 1.5 8.5
W
VIN = 26 V to 55 V 10.5
VIN = 48 V, TC= 25ºC 4.6 5.5
VIN = 26 V to 55 V, TC= 25ºC 6.5
Inrush current peak IINRP VC enable, VIN = 48 V, COUT = 16000 µF, 10 20 A
RLOAD = 41 mΩ
DC input current IIN_DC 5A
Transfer ratio K K = VOUT /V
IN, IOUT = 0 A 1/16 V/V
Output voltage VOUT VOUT = VIN •K - IOUT •ROUT, Section 11 V
Output current (average) IOUT_AVG 70 A
Output current (peak) IOUT_PK TPEAK < 10 ms, IOUT_AVG ≤70 A 105 A
Output power (average) POUT_AVG IOUT_AVG ≤70 A 230 W
VIN = 48 V, IOUT = 70 A 92.8 93.8
Efficiency (ambient) ηAMB VIN = 26 V to 55 V, IOUT = 70 A 88.8 %
VIN = 48 V, IOUT = 35 A 92.7 93.5
Efficiency (hot) ηHOT VIN = 48 V, TC= 100°C, IOUT = 70 A 92.8 93.5 %
Efficiency (over load range) η20% 14 A < IOUT < 70 A 80 %
Output resistance (cold) ROUT_COLD TC= -40°C, IOUT = 70 A 0.6 1.2 1.8 mΩ
Output resistance (ambient) ROUT_AMB TC= 25°C, IOUT = 70 A 0.8 1.5 1.9 mΩ
Output resistance (hot) ROUT_HOT TC= 100°C, IOUT = 70 A 1.0 1.9 2.2 mΩ
Switching frequency FSW 1.36 1.43 1.50 MHz
Output ripple frequency FSW_RP 2.72 2.86 3.00 MHz
Output voltage ripple VOUT_PP COUT = 0 F, IOUT = 70 A, VIN = 48 V, 225 330 mV
20 MHz BW, Section 12
Output inductance (parasitic) LOUT_PAR Frequency up to 30 MHz, 600 pH
Simulated J-lead model
Output capacitance (internal) COUT_INT Effective Value at 3 VOUT 200 µF
Output capacitance (external) COUT_EXT VTM Standalone Operation. 16000 µF
VIN pre-applied, VC enable
PROTECTION
Overvoltage lockout VIN_OVLO+Module latched shutdown 55.1 58.5 60 V
Overvoltage lockout TOVLO Effective internal RC filter 8 µs
response time constant
Output overcurrent trip IOCP 82 107 140 A
Short circuit protection trip current ISCP 140 A
Output overcurrent TOCP Effective internal RC filter (Integrative). 4.9 ms
response time constant
Short circuit protection response time TSCP From detection to cessation 1µs
of switching (Instantaneous)
Thermal shutdown setpoint TJ_OTP 125 130 135 ºC
Reverse inrush current protection Reverse Inrush protection disabled for this product
1.0 ABSOLUTE MAXIMUM VOLTAGE RATINGS
The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent
damage to the device.
2.0 ELECTRICAL CHARACTERISTICS
Specifications apply over all line and load conditions unless otherwise noted; Boldface specifications apply over the temperature
range of -40°C < TJ< 125°C (T-Grade); All other specifications are at TJ= 25ºC unless otherwise noted.
MIN MAX UNIT
+ IN to - IN . . . . . . . . . . . . . . . . . . . . . . . -1.0 60 VDC
PC to - IN . . . . . . . . . . . . . . . . . . . . . . . . -0.3 20 VDC
TM to -IN . . . . . . . . . . . . . . . . . . . . . . . . -0.3 7 VDC
VC to - IN . . . . . . . . . . . . . . . . . . . . . . . . -0.3 20 VDC
MIN MAX UNIT
+ IN / - IN to + OUT / - OUT (hipot)........ 2250 VDC
+ IN / - IN to + OUT / - OUT (working)... 60 VDC
+ OUT to - OUT....................................... -1.0 6 VDC
Rev. 3.2
2/2011
Page 3 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
SIGNAL TYPE STATE ATTRIBUTE SYMBOL CONDITIONS / NOTES MIN TYP MAX UNIT
External VC voltage VVC_EXT Required for start up, and operation 11.5 16.5 V
below 26 V. See Section 7.
VC = 11.5 V, VIN = 0 V 115 150
VC current draw IVC
VC = 11.5 V, VIN > 26 V 0 mA
VC = 16.5 V, VIN > 26 V 0
Steady Fault mode. VC > 11.5 V 60
ANALOG
VC internal diode rating DVC_INT 100 V
INPUT
VC internal resistor RVC-INT 1kΩ
VC internal resistor TVC_COEFF 900 ppm/°C
temperature coefficient
Start Up
VC start up pulse VVC_SP Tpeak <18 ms 20 V
VC slew rate dVC/dt Required for proper start up; 0.02 0.25 V/µs
VC inrush current IINR_VC VC = 16.5 V, dVC/dt = 0.25 V/µs 1A
VC to VOUT turn-on delay TON VIN pre-applied, PC floating, 500 µs
VC enable, CPC = 0 µF
Transitional VC to PC delay Tvc_pc VC = 11.5 V to PC high, VIN = 0 V, 75 125 µs
dVC/dt = 0.25 V/µs
Internal VC capacitance CVC_INT VC = 0 V 3.2 µF
• Used to wake up powertrain circuit.
• A minimum of 11.5 V must be applied indefinitely for VIN < 26 V
to ensure normal operation.
• VC slew rate must be within range for a succesful start.
• PRM VC can be used as valid wake-up signal source.
• Internal Resistance used in “Adaptive Loop” compensation
• VC voltage may be continuously applied
VTM CONTROL : VC
3.0 SIGNAL CHARACTERISTICS
Specifications apply over all line and load conditions unless otherwise noted; Boldface specifications apply over the temperature
range of -40°C < TJ< 125°C (T-Grade); All other specifications are at TJ= 25°C unless otherwise noted.
SIGNAL TYPE STATE ATTRIBUTE SYMBOL CONDITIONS / NOTES MIN TYP MAX UNIT
PC voltage VPC 4.7 55.3 V
ANALOG Steady PC source current IPC_OP 2mA
OUTPUT PC resistance (internal) RPC_INT Internal pull down resistor 50 150 400 kΩ
Start Up
PC source current IPC_EN 50 100 300 µA
PC capacitance (internal) CPC_INT Section 7 1000 pF
PC resistance (external) RPC_S60 kΩ
Enable PC voltage VPC_EN 22.5 3V
DIGITAL Disable PC voltage (disable) VPC_DIS 2V
INPUT / OUPUT
PC pull down current IPC_PD 5.1 mA
Transitional PC disable time TPC_DIS_T5µs
PC fault response time TFR_PC From fault to PC = 2 V 100 µs
• The PC pin enables and disables the VTM.
When held below 2 V, the VTM will be disabled.
• PC pin outputs 5 V during normal operation. PC pin is equal to 2.5 V
during fault mode given VIN > 26 V or VC > 11.5 V.
• After successful start up and under no fault condition, PC can be used as
a 5 V regulated voltage source with a 2 mA maximum current.
• Module will shutdown when pulled low with an impedance
less than 400 Ω.
• In an array of VTMs, connect PC pin to synchronize start up.
• PC pin cannot sink current and will not disable other modules
during fault mode.
PRIMARY CONTROL : PC
Rev. 3.2
2/2011
Page 4 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
SIGNAL TYPE STATE ATTRIBUTE SYMBOL CONDITIONS / NOTES MIN TYP MAX UNIT
TM voltage VTM_AMB TJcontroller = 27°C 2.95 3.00 3.05 V
ANALOG TM source current ITM 100 µA
OUTPUT Steady TM gain ATM 10 mV/°C
TM voltage ripple VTM_PP CTM = 0 F, VIN = 48 V, 120 200 mV
IOUT = 70 A
Disable TM voltage VTM_DIS 0V
DIGITAL OUTPUT TM resistance (internal) RTM_INT Internal pull down resistor 25 40 50 kΩ
Transitional TM capacitance (external) CTM_EXT 50 pF
(FAULT FLAG) TM fault response time TFR_TM From fault to TM = 1.5 V 10 µs
• The TM pin monitors the internal temperature of the VTM controller IC
within an accuracy of ±5°C.
• Can be used as a "Power Good" flag to verify that the VTM is operating.
• The TM pin has a room temperature setpoint of 3 V
and approximate gain of 10 mV/°C.
• Output drives Temperature Shutdown comparator
TEMPERATURE MONITOR : TM
4.0 TIMING DIAGRAM
12
7
VIN
1. Initiated VC pulse
2. Controller start
3. VIN ramp up
4. VIN = VOVLO
5. VIN ramp down no VC pulse
6. Overcurrent
7. Start up on short circuit
8. PC driven low
VOUT
PC
3 V
VC
NL
5 V
VOVLO
TM
VTM-AMB
c
Notes:
– Timing and voltage is not to scale
– Error pulse width is load dependent
a: VC slew rate (dVC/dt)
b: Minimum VC pulse rate
c: TOVLO
d: TOCP
e: Output turn on delay (TON)
f: PC disable time (TPC_DIS_T)
g: VC to PC delay (TVC_PC)
d
ISSP
IOUT
IOCP
VVC-EXT
345
6
a
b
8
g
ef
≥ 26 V
Rev. 3.2
2/2011
Page 5 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
5.0 APPLICATION CHARACTERISTICS
The following values, typical of an application environment, are collected at TC= 25ºC unless otherwise noted. See associated figures
for general trend data.
ATTRIBUTE SYMBOL CONDITIONS / NOTES TYP UNIT
No load power dissipation PNL VIN = 48 V, PC enabled 4.3 W
Efficiency (ambient) ηAMB VIN = 48 V, IOUT = 70 A 93.8 %
Efficiency (hot) ηHOT VIN = 48 V, IOUT = 70 A, TC= 100ºC 93.3 %
Output resistance (cold) ROUT_COLD VIN = 48 V, IOUT = 70 A, TC= -40ºC 1.3 mΩ
Output resistance (ambient) ROUT_AMB VIN = 48 V, IOUT = 70 A 1.6 mΩ
Output resistance (hot) ROUT_HOT VIN = 48 V, IOUT = 70 A, TC= 100ºC 2.0 mΩ
Output voltage ripple VOUT_PP COUT = 0 F, IOUT = 70 A, VIN = 48 V, 246 mV
20 MHz BW, Section 12
VOUT transient (positive) VOUT_TRAN+IOUT_STEP = 0 A TO 70A, VIN = 48 V, 0mV
ISLEW = 5 A /us
VOUT transient (negative) VOUT_TRAN-IOUT_STEP = 70 A to 0 A, VIN = 48 V 40 mV
ISLEW = 18 A /us
Input Voltage (V)
No Load Power Dissipation (W)
-40°C 25°C 100°C
T :
CASE
1
3
5
7
9
11
26 29 32 35 38 41 43 46 49 52 55
No Load Power Dissipation vs. Line
86
88
90
92
94
96
-40 -20 0 20 40 60 80 100
Full Load Efficiency vs. Case Temperature
Case Temperature (°C)
Full Load Efficiency (%)
26 V 48 V 55 V
V :
IN
0
5
10
15
20
25
30
35
40
45
60
64
68
72
76
80
84
88
92
96
0 7 14 21 28 35 42 49 56 63 70
Efficiency & Power Dissipation -40°C Case
Load Current (A)
Efficiency (%)
26 V 48 V 55 V
V :
IN 26 V 48 V 55 V
Power Dissipation (W)
PD
η
0
4
8
12
16
20
24
28
68
72
76
80
84
88
92
96
0 7 14 21 28 35 42 49 56 63 70
Efficiency & Power Dissipation 25°C Case
Load Current (A)
Efficiency (%)
26 V 48 V 55 V
V :
IN 26 V 48 V 55 V
Power Dissipation (W)
η
PD
Figure 1 – No load power dissipation vs. VIN Figure 2 – Full load efficiency vs. temperature
Figure 3 – Efficiency and power dissipation at –40°C Figure 4 – Efficiency and power dissipation at 25°C
Rev. 3.2
2/2011
Page 6 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
Figure 10 –Start up from application of VIN; VC pre-applied
COUT = 16000 µF
0
10
20
30
40
50
60
70
80
90
100
110
0 1 2 3 4
Safe Operating Area
Output Voltage (V)
Output Current (A)
10 ms Max
Continuous
Figure 8 – Safe operating area
Figure 9 – Full load ripple, 100 µF CIN; No external COUT.
Board mounted module, scope setting : 20 MHz analog BW
75
100
125
150
175
200
225
250
275
0 7 14 21 28 35 42 49 56 63 70
Load Current (A)
Ripple (mV pk-pk)
26 V 48 V 55 V
V :
IN
Output Voltage Ripple vs. Load
Figure 7 – VRIPPLE vs. IOUT ; No external COUT.
Board mounted module, scope setting : 20 MHz analog BW
0
4
8
12
16
20
24
28
68
72
76
80
84
88
92
96
0 7 14 21 28 35 42 49 56 63 70
Efficiency & Power Dissipation 100°C Case
Load Current (A)
Efficiency (%)
26 V 48 V 55 V
V :
IN 26 V 48 V 55 V
Power Dissipation (W)
PD
η
0.5
1.0
1.5
2.0
2.5
-40 -20 0 20 40 60 80 100
ROUT vs. TCASE at VIN = 48 V
Case Temperature (°C)
Rout (mΩ)
I :
OUT 35 A 70 A
Figure 5 – Efficiency and power dissipation at 100°C Figure 6 – ROUT vs. temperature
Rev. 3.2
2/2011
Page 7 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
Figure 13 – 70 A – 0 A transient response:
CIN = 100 µF, no external COUT
Figure 12 – 0 A– 70 A transient response:
CIN = 100 µF, no external COUT
Figure 11 – Start up from application of VC; VIN pre-applied
COUT = 16000 µF
Rev. 3.2
2/2011
Page 8 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
ATTRIBUTE SYMBOL CONDITIONS / NOTES MIN TYP MAX UNIT
MECHANICAL
Length L 32.25 / [1.270] 32.5 / [1.280] 32.75 / [1.289] mm/[in]
Width W 21.75 / [0.856] 22.0 / [0.866] 22.25 / [0.876] mm/[in]
Height H 6.48 / [0.255] 6.73 / [0.265] 6.98 / [0.275] mm/[in]
Volume Vol No heat sink 4.81 / [0.294] cm3/[in3]
Weight W 14.5 / [0.512] g/[oz]
Nickel 0.51 2.03
Lead finish Palladium 0.02 0.15 µm
Gold 0.003 0.051
THERMAL
VTM48EF030T070A00 (T-Grade) -40 125 °C
Operating temperature TJ
VTM48EF030M070A00 (M-Grade) -55 125 °C
VTM48ET030T070A00 (T-Grade) -40 125 °C
VTM48ET030M070A00 (M-Grade) -55 125 °C
Thermal resistance φJC Isothermal heat sink and 1 °C/W
isothermal internal PCB
Thermal capacity 5 Ws/°C
ASSEMBLY
Peak compressive force Supported by J-lead only 6lbs
applied to case (Z-axis) 5.41 lbs / in2
VTM48EF030T070A00 (T-Grade) -40 125 °C
Storage temperature TST VTM48EF030M070A00 (M-Grade) -65 125 °C
VTM48ET030T070A00 (T-Grade) -40 125 °C
VTM48ET030M070A00 ( M-Grade) -65 125 °C
Moisture sensitivity level MSL MSL 6, TOB = 4 hrs
MSL 5
ESDHBM 1000
ESD withstand
ESDCDM 400
VDC
SOLDERING
Peak temperature during reflow MSL 6, TOB = 4 hrs 245 °C
MSL 5 225 °C
Peak time above 245°C 60 90 s
Peak heating rate during reflow 1.5 3 °C/s
Peak cooling rate post reflow 1.5 6 °C/s
SAFETY
Working voltage (IN – OUT) VIN_OUT 60 VDC
Isolation voltage (hipot) VHIPOT 2250 VDC
Isolation capacitance CIN_OUT Unpowered unit 2500 3200 3800 pF
Isolation resistance RIN_OUT 10 MΩ
MTBF
MIL-HDBK-217 Plus Parts Count;
1.9 MHrs25ºC Ground Benign, Stationary,
Indoors / Computer Profile
Telcordia Issue 2 - Method I Case 1; 6.04 MHrs
Ground Benign, Controlled
cTUVus
Agency approvals / standards cURus
CE Mark
RoHS 6 of 6
Human Body Model,
"JEDEC JESD 22-A114-F"
Charge Device Model,
"JEDEC JESD 22-C101-D"
6.0 GENERAL CHARACTERISTICS
Specifications apply over all line and load conditions unless otherwise noted; Boldface specifications apply over the temperature
range of -40ºC < TJ< 125ºC (T-Grade); All Other specifications are at TJ= 25°C unless otherwise noted.
Rev. 3.2
2/2011
Page 9 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
7.0 USING THE CONTROL SIGNALS VC, PC, TM, IM
The VTM Control (VC) pin is an input pin which powers the
internal VCC circuitry when within the specified voltage range
of 11.5 V to 16.5 V. This voltage is required for VTMTM current
multiplier start up and must be applied as long as the input is
below 26 V. In order to ensure a proper start, the slew rate of
the applied voltage must be within the specified range.
Some additional notes on the using the VC pin:
• In most applications, the VTM module will be powered by an
upstream PRMTM regulator which provides a 10 ms
VC pulse during start up. In these applications the VC pins
of the PRM regulator and VTM current multiplier should be
tied together.
• The VC voltage can be applied indefinitely allowing for
continuous operation down to 0 VIN.
• The fault response of the VTM module is latching. A positive
edge on VC is required in order to restart the unit. If VC is
continuously applied the PC pin may be toggled to restart
the VTM module.
Primary Control (PC) pin can be used to accomplish the
following functions:
• Delayed start: Upon the application of VC, the PC pin will
source a constant 100 µA current to the internal RC
network. Adding an external capacitor will allow further
delay in reaching the 2.5 V threshold for module start.
• Auxiliary voltage source: Once enabled in regular
operational conditions (no fault), each VTM PC provides a
regulated 5 V, 2 mA voltage source.
• Output disable: PC pin can be actively pulled down in order
to disable the module. Pull down impedance shall be lower
than 400 Ω.
• Fault detection flag: The PC 5 V voltage source is internally
turned off as soon as a fault is detected. It is important to
notice that PC doesn’t have current sink capability. Therefore,
in an array, PC line will not be capable of disabling
neighboring modules if a fault is detected.
• Fault reset: PC may be toggled to restart the unit if VC
is continuously applied.
Temperature Monitor (TM) pin provides a voltage
proportional to the absolute temperature of the converter
control IC.
It can be used to accomplish the following functions:
• Monitor the control IC temperature: The temperature in
Kelvin is equal to the voltage on the TM pin scaled
by 100. (i.e. 3.0 V = 300 K = 27ºC). If a heat sink is applied,
TM can be used to thermally protect the system.
• Fault detection flag: The TM voltage source is internally
turned off as soon as a fault is detected. For system
monitoring purposes (microcontroller interface) faults are
detected on falling edges of TM signal.
8.0 START UP BEHAVIOR
Depending on the sequencing of the VC with respect to the
input voltage, the behavior during start up will vary as follows:
• Normal operation (VC applied prior to VIN): In this case the
controller is active prior to ramping the input. When the
input voltage is applied, the VTM output voltage will track
the input (See Figure 10). The inrush current is determined by
the input voltage rate of rise and output capacitance. If the
VC voltage is removed prior to the input reaching 26 V, the
VTM may shut down.
• Stand-alone operation (VC applied after VIN): In this case the
VTM output will begin to rise upon the application of the
VC voltage (See Figure 11). The Adaptive Soft Start Circuit
(See Section 11) may vary the ouput rate of rise in order to
limit the inrush current to its maximum level. When starting
into high capacitance, or a short, the output current will be
limited for a maximum of 120 µ/sec. After this period, the
Adaptive Soft Start Circuit will time out and the VTM module
may shut down. No restart will be attempted until VC is
re-applied or PC is toggled. The maximum output
capacitance is limited to 16000 µF in this mode of operation
to ensure a sucessful start.
9.0 THERMAL CONSIDERATIONS
V•I ChipTM products are multi-chip modules whose temperature
distribution varies greatly for each part number as well as
with the input / output conditions, thermal management and
environmental conditions. Maintaining the top of the
VTM48EF030T070A00 case to less than 100ºC will keep all
junctions within the V•I Chip module below 125ºC for most
applications.
The percent of total heat dissipated through the top surface
versus through the J-lead is entirely dependent on the
particular mechanical and thermal environment. The heat
dissipated through the top surface is typically 60%. The heat
dissipated through the J-lead onto the PCB board surface is
typically 40%. Use 100% top surface dissipation when
designing for a conservative cooling solution.
It is not recommended to use a V•I Chip module for an
extended period of time at full load without proper
heat sinking.
Rev. 3.2
2/2011
Page 10 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
-V OUT
+VIN
VREF
TM
PC
Temperature
Dependent
Voltage Source
-V IN
2.5 V
100 A
5 V
40 K
1000 pF
10.5 V
2.5 V
Dierential
Primary
Current Sensing
VREF
Enable
1.5 K
Synchronous
Rectication
Primary Stage &
Resonant Tank
PC Pull-Up
& Source
Overtemperature
Protection
Fast Current
Limit
VC
CIN
18 V
Power
Transformer
Q1
Q2
Q6
Primary
Gate
Drive
Secondary
Gate Drive
Fault Logic
Regulator
Supply
Enable
Adaptive
Soft Start
Enable
Q5
Cr Lr
0.01 F
1 K
2 mA
COUT
Modulator
Enable
150 K
VDD
VDD
VDD
+VOUT
Q3
Q4
Gate Drive
Supply
DVC_INT
RVC_INT
VIN
OVLO
UVLO
Slow Current
Limit
Over Current Protection
10.0 VTM48EF030T070A00 BLOCK DIAGRAM
Rev. 3.2
2/2011
Page 11 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
11.0 SINE AMPLITUDE CONVERTERTM POINT OF LOAD CONVERSION
The Sine Amplitude Converter (SACTM) uses a high frequency
resonant tank to move energy from input to output. (The
resonant tank is formed by Cr and leakage inductance Lr in the
power transformer windings as shown in the VTMTM module
Block Diagram. See Section 10). The resonant LC tank,
operated at high frequency, is amplitude modulated as a
function of input voltage and output current. A small amount
of capacitance embedded in the input and output stages of
the module is sufficient for full functionality and is key to
achieving power density.
The VTM48EF030T070A00 SAC can be simplified into the
following model:
At no load:
VOUT = VIN •K (1)
K represents the “turns ratio” of the SAC.
Rearranging Eq (1):
K= VOUT (2)
VIN
In the presence of load, VOUT is represented by:
VOUT = VIN •K – IOUT •ROUT (3)
and IOUT is represented by:
IOUT =IIN –I
Q(4)
K
ROUT represents the impedance of the SAC, and is a function of
the RDSON of the input and output MOSFETs and the winding
resistance of the power transformer. IQrepresents the
quiescent current of the SAC control and gate drive circuitry.
The use of DC voltage transformation provides additional
interesting attributes. Assuming that ROUT = 0 Ωand IQ= 0 A,
Eq. (3) now becomes Eq. (1) and is essentially load
independent, resistor R is now placed in series with VIN as
shown in Figure 15.
The relationship between VIN and VOUT becomes:
VOUT = (VIN –I
IN •R) •K (5)
Substituting the simplified version of Eq. (4)
(IQis assumed = 0 A) into Eq. (5) yields:
VOUT = VIN •K – IOUT •R •K2(6)
LIN = 5 nH
+
–
+
–
VOUT
COUT
VIN
V•I
K
+
–
+
–
CIN
IOUT
RCOUT
IQ
ROUT
RCIN
89 mA
1/16 • IOUT 1/16 • VIN
1.5 mΩ
RCIN
0.57 mΩ
218 pH
0.2 ΩRCOUT
81 µΩ
200 µF
LOUT = 600 pH
3.2 µF
IQ
LIN = 5.7 nH IOUT ROUT
VIN VOUT
R
SAC
K = 1/32
Vin
Vout
+
–
VIN VOUT
R
SACTM
K = 1/32
Figure 15 – K = 1/32 Sine Amplitude Converter with series
input resistor
Figure 14 – V•I ChipTM AC model
COUT
CIN
Rev. 3.2
2/2011
Page 12 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
This is similar in form to Eq. (3), where ROUT is used to
represent the characteristic impedance of the SACTM. However,
in this case a real R on the input side of the SAC is effectively
scaled by K2with respect to the output.
Assuming that R = 1 Ω, the effective R as seen from the secondary
side is 0.98 mΩ, with K = 1/32 as shown in Figure 15.
A similar exercise should be performed with the additon of a
capacitor or shunt impedance at the input to the SAC. A
switch in series with VIN is added to the circuit. This is depicted
in Figure 16.
A change in VIN with the switch closed would result in a
change in capacitor current according to the following
equation:
IC(t) = C dVIN (7)
dt
Assume that with the capacitor charged to VIN, the switch is
opened and the capacitor is discharged through the idealized
SAC. In this case,
IC=I
OUT •K (8)
Substituting Eq. (1) and (8) into Eq. (7) reveals:
IOUT =C•dVOUT (9)
K2dt
The equation in terms of the output has yielded a K2scaling
factor for C, specified in the denominator of the equation.
A K factor less than unity, results in an effectively larger
capacitance on the output when expressed in terms of the
input. With a K=1/32 as shown in Figure 16,
C=1 µF would appear as C=1024 µF when viewed
from the output.
Low impedance is a key requirement for powering a high-
current, low voltage load efficiently. A switching regulation
stage should have minimal impedance while simultaneously
providing appropriate filtering for any switched current. The
use of a SAC between the regulation stage and the point of
load provides a dual benefit of scaling down series impedance
leading back to the source and scaling up shunt capacitance or
energy storage as a function of its K factor squared. However,
the benefits are not useful if the series impedance of the SAC
is too high. The impedance of the SAC must be low, i.e. well
beyond the crossover frequency of the system.
A solution for keeping the impedance of the SAC low involves
switching at a high frequency. This enables small magnetic
components because magnetizing currents remain low. Small
magnetics mean small path lengths for turns. Use of low loss
core material at high frequencies also reduces core losses.
The two main terms of power loss in the VTMTM module are:
-No load power dissipation (PNL): defined as the power
used to power up the module with an enabled powertrain
at no load.
-Resistive loss (ROUT): refers to the power loss across
the VTM modeled as pure resistive impedance.
PDISSIPATED = PNL + PROUT (10)
Therefore,
POUT = PIN –P
DISSIPATED = PIN –P
NL –P
ROUT (11)
The above relations can be combined to calculate the overall
module efficiency:
η=POUT =PIN –P
NL –P
ROUT (12)
PIN PIN
=VIN •IIN –P
NL –(I
OUT)2•ROUT
VIN •IIN
=1 –
(
PNL + (IOUT)2•ROUT
)
VIN •IIN
C
S
SAC
K = 1/32
Vin
Vout
+
–
VIN VOUT
C
SACTM
K = 1/32
Figure 16 – Sine Amplitude ConverterTM with input capacitor
S
Rev. 3.2
2/2011
Page 13 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
12.0 INPUT AND OUTPUT FILTER DESIGN
A major advantage of a SACTM system versus a conventional
PWM converter is that the former does not require large
functional filters. The resonant LC tank, operated at extreme
high frequency, is amplitude modulated as a function of input
voltage and output current and efficiently transfers charge
through the isolation transformer. A small amount of
capacitance embedded in the input and output stages of the
module is sufficient for full functionality and is key to achieving
high power density.
This paradigm shift requires system design to carefully evaluate
external filters in order to:
1.Guarantee low source impedance.
To take full advantage of the VTMTM module dynamic
response, the impedance presented to its input terminals
must be low from DC to approximately 5 MHz. Input
capacitance may be added to improve transient
performance or compensate for high source impedance.
2.Further reduce input and/or output voltage ripple without
sacrificing dynamic response.
Given the wide bandwidth of the VTM module, the source
response is generally the limiting factor in the overall
system response. Anomalies in the response of the source
will appear at the output of the VTM module multiplied
by its K factor.
3.Protect the module from overvoltage transients imposed
by the system that would exceed maximum ratings and
cause failures.
The V•I ChipTM module input/output voltage ranges must
not be exceeded. An internal overvoltage lockout function
prevents operation outside of the normal operating input
range. Even during this condition, the powertrain is
exposed to the applied voltage and power MOSFETs must
withstand it.
13.0 CAPACITIVE FILTERING CONSIDERATIONS
FOR A SINE AMPLITUDE CONVERTERTM
It is important to consider the impact of adding input and
output capacitance to a Sine Amplitude Converter on the
system as a whole. Both the capacitance value and the
effective impedance of the capacitor must be considered.
A Sine Amplitude Converter has a DC ROUT value which has
already been discussed in section 11. The AC ROUT of the
SAC contains several terms:
• Resonant tank impedance
• Input lead inductance and internal capacitance
• Output lead inductance and internal capacitance
The values of these terms are shown in the behavioral model in
section 11. It is important to note on which side of the
transformer these impedances appear and how they reflect
across the transformer given the K factor.
The overall AC impedance varies from model to model. For
most models it is dominated by DC ROUT value from DC to
beyond 500 KHz. The behavioral model in section 11 should be
used to approximate the AC impedance of the specific model.
Any capacitors placed at the output of the VTM module reflect
back to the input of the module by the square of the K factor
(Eq. 9) with the impedance of the module appearing in series.
It is very important to keep this in mind when using a PRMTM
regulator to power the VTM module. Most PRM modules have
a limit on the maximum amount of capacitance that can be
applied to the output. This capacitance includes both the PRM
output capacitance and the VTM output capacitance reflected
back to the input. In PRM remote sense applications, it is
important to consider the reflected value of VTM output
capacitance when designing and compensating the PRM
control loop.
Capacitance placed at the input of the VTM module appear to
the load reflected by the K factor with the impedance of the
VTM module in series. In step-down ratios, the effective
capacitance is increased by the K factor. The effective ESR of
the capacitor is decreased by the square of the K factor, but
the impedance of the module appears in series. Still, in most
step-down VTM modules an electrolytic capacitor placed at the
input of the module will have a lower effective impedance
compared to an electrolytic capacitor placed at the output. This
is important to consider when placing capacitors at the output
of the module. Even though the capacitor may be placed at
the output, the majority of the AC current will be sourced from
the lower impedance, which in most cases will be the module.
This should be studied carefully in any system design using a
module. In most cases, it should be clear that electrolytic
output capacitors are not necessary to design a stable,
well-bypassed system.
Rev. 3.2
2/2011
Page 14 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
VIN VOUT
+
–DC
ZIN_EQ1
ZIN_EQ2
ZOUT_EQ1
ZOUT_EQ2
Load
VTM1
RO_1
VTM2
RO_2
VTMn
RO_n
ZOUT_EQn
ZIN_EQn
Figure 17 – VTM TM current multiplier array
14.0 CURRENT SHARING
The SACTM topology bases its performance on efficient transfer
of energy through a transformer without the need of closed
loop control. For this reason, the transfer characteristic can be
approximated by an ideal transformer with some resistive drop
and positive temperature coefficient.
This type of characteristic is close to the impedance
characteristic of a DC power distribution system, both in
behavior (AC dynamic) and absolute value (DC dynamic).
When connected in an array with the same K factor, the VTM
module will inherently share the load current (typically 5%)
with parallel units according to the equivalent impedance
divider that the system implements from the power source to
the point of load.
Some general recommendations to achieve matched array
impedances:
• Dedicate common copper planes within the PCB
to deliver and return the current to the modules.
• Provide the PCB layout as symmetric as possible.
• Apply same input / output filters (if present) to each unit.
For further details see AN:016 Using BCM™ Bus Converters
in High Power Arrays.
15.0 FUSE SELECTION
In order to provide flexibility in configuring power systems
V•I ChipTM products are not internally fused. Input line fusing
of V•I Chip products is recommended at system level to
provide thermal protection in case of catastrophic failure.
The fuse shall be selected by closely matching system
requirements with the following characteristics:
• Current rating (usually greater than maximum current
of VTM module)
• Maximum voltage rating (usually greater than the maximum
possible input voltage)
• Ambient temperature
• Nominal melting I2t
16.0 REVERSE OPERATION
The VTM48EF030T070A00 is capable of reverse operation.
If a voltage is present at the output which satisfies the
condition VOUT > VIN •K at the time the VC voltage is applied,
or after the unit has started, then energy will be transferred
from secondary to primary. The input to output ratio will be
maintained. The VTM48EF030T070A00 will continue to
operate in reverse as long as the input and output are within
the specified limits. The VTM48EF030T070A00 has not been
qualified for continuous operation (>10 ms) in the reverse
direction.
Rev. 3.2
2/2011
Page 15 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
inch
mm
NOTES:
.
DIMENSIONS ARE .
2.
UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
.X / [.XX] = +/-0.25 / [.01]; .XX / [.XXX] = +/-0.13 / [.005]
3.
PRODUCT MARKING ON TOP SURFACE
DXF and PDF files are available on vicorpower.com
4
inch
mm .
DIMENSIONS ARE .
2.
UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
.X / [.XX] = +/-0.25 / [.01]; .XX / [.XXX] = +/-0.13 / [.005]
3.
PRODUCT MARKING ON TOP SURFACE
DXF and PDF files are available on vicorpower.com
4
17.2 J-LEAD PACKAGE RECOMMENDED LAND PATTERN
mm
(inch)
17.1 J-LEAD PACKAGE MECHANICAL DRAWING Click here to view original mechanical drawings on the Vicor website.
Rev. 3.2
2/2011
Page 16 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
inch
mm
NOTES:
.
DIMENSIONS ARE .
2.
UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
.X / [.XX] = +/-0.25 / [.01]; .XX / [.XXX] = +/-0.13 / [.005]
3.
PRODUCT MARKING ON TOP SURFACE
DXF and PDF files are available on vicorpower.com
4
inch
mm .
DIMENSIONS ARE .
2.
UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
.X / [.XX] = +/-0.25 / [.01]; .XX / [.XXX] = +/-0.13 / [.005]
3.
PRODUCT MARKING ON TOP SURFACE
DXF and PDF files are available on vicorpower.com
4
17.4 THROUGH HOLE PACKAGE RECOMMENDED LAND PATTERN
mm
(inch)
17.3 THROUGH HOLE PACKAGE MECHANICAL DRAWING Click here to view original mechanical drawings on the Vicor website.
Rev. 3.2
2/2011
Page 17 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
Notes:
1. Maintain 3.50 (0.138) Dia. keep-out zone
free of copper, all PCB layers.
2. (A) minimum recommended pitch is 39.50 (1.555)
this provides 7.00 (0.275) component
edge-to-edge spacing, and 0.50 (0.020)
clearance between Vicor heat sinks.
(B) Minimum recommended pitch is 41.00 (1.614).
This provides 8.50 (0.334) component
edge-to-edge spacing, and 2.00 (0.079)
clearance between Vicor heat sinks.
3. V•I ChipTM module land pattern shown for reference
only, actual land pattern may differ.
Dimensions from edges of land pattern
to push–pin holes will be the same for
all full size V•I Chip products.
4. RoHS compliant per CST–0001 latest revision.
(NO GROUNDING CLIPS) (WITH GROUNDING CLIPS)
5. Unless otherwise specified:
Dimensions are mm (inches)
tolerances are:
x.x (x.xx) = ±0.3 (0.01)
x.xx (x.xxx) = ±0.13 (0.005)
6. Plated through holes for grounding clips (33855)
shown for reference, heat sink orientation and
device pitch will dictate final grounding solution.
17.5 RECOMMENDED HEAT SINK PUSH PIN LOCATION
-In
PC
VC
TM
+In
-Out
+Out
-Out
+Out
Bottom View
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
4 3 2 1
A
B
C
D
E
H
J
K
L
M
N
P
R
T
17.6 VTMTM MODULE PIN CONFIGURATION
Signal Name Pin Designation
+In A1-E1, A2-E2
–In L1-T1, L2-T2
TM H1, H2
VC J1, J2
PC K1, K2
+Out A3-D3, A4-D4, J3-M3, J4-M4
–Out E3-H3, E4-H4, N3-T3, N4-T4
Click here to view original mechanical drawings on the Vicor website.
Rev. 3.2
2/2011
Page 18 of 18
V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200
vicorpower.com
x030 070A00yE48VTM
Vicor’s comprehensive line of power solutions includes high density AC-DC
and DC-DC modules and accessory components, fully configurable AC-DC
and DC-DC power supplies, and complete custom power systems.
Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for
its use. Vicor components are not designed to be used in applications, such as life support systems, wherein a failure or
malfunction could result in injury or death. All sales are subject to Vicor’s Terms and Conditions of Sale, which are
available upon request.
Specifications are subject to change without notice.
Intellectual Property Notice
Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent
applications) relating to the products described in this data sheet. Interested parties should contact Vicor's
Intellectual Property Department.
The products described on this data sheet are protected by the following U.S. Patents Numbers:
5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917;
7,145,186; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for
use under 6,975,098 and 6,984,965.
Vicor Corporation
25 Frontage Road
Andover, MA, USA 01810
Tel: 800-735-6200
Fax: 978-475-6715
email
Customer Service: custserv@vicorpower.com
Technical Support: apps@vicorpower.com
Warranty
Vicor products are guaranteed for two years from date of shipment against defects in material or workmanship when in
normal use and service. This warranty does not extend to products subjected to misuse, accident, or improper
application or maintenance. Vicor shall not be liable for collateral or consequential damage. This warranty is extended to
the original purchaser only.
EXCEPT FOR THE FOREGOING EXPRESS WARRANTY, VICOR MAKES NO WARRANTY, EXPRESS OR IMPLIED, INCLUDING,
BUT NOT LIMITED TO, THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
Vicor will repair or replace defective products in accordance with its own best judgement. For service under this
warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping
instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges
incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within
the terms of this warranty.
Information published by Vicor has been carefully checked and is believed to be accurate; however, no responsibility is
assumed for inaccuracies. Vicor reserves the right to make changes to any products without further notice to improve
reliability, function, or design. Vicor does not assume any liability arising out of the application or use of any product or
circuit; neither does it convey any license under its patent rights nor the rights of others. Vicor general policy does not
recommend the use of its components in life support applications wherein a failure or malfunction may directly threaten
life or injury. Per Vicor Terms and Conditions of Sale, the user of Vicor components in life support applications assumes
all risks of such use and indemnifies Vicor against all damages.