Intel(R)Server Board S1200BT Technical Product Specification Intel order number G13326-007 Revision 2.4 May, 2013 Enterprise Platforms and Services Division Revision History Intel(R)Server Board S1200BT TPS Revision History Date July 2010 November 2010 Revision Number 0.3 0.5 Modifications Initial release. Updated the hardware info and SE SKU. January 2011 January 2011 0.7 0.9 Updated S1200BTS info and BIOS setup page. Updated S1200BT video mode. March 2011 September 2011 1.0 1.1 Corrected typos. Corrected typos. February 2012 2.0 June 2012 2.1 February 2013 2.2 March 2013 2.3 May 2013 2.4 Updated MTBF value ii Updated the E3-1200 v2 processors support. Added a note in chapter 1. Add S1200BTLRM SKU in S1200BT family. (R) Add Intel ROC module support on S1200BTLRM. Add BIOS new feature. Updated Disclaimers. SAS Mezzanine connectors. Updated section 3.8 title and section 3.8.1 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Disclaimers Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature. Revision 2.4 Intel order number G13326-007 iii Table of Contents Intel(R)Server Board S1200BT TPS Table of Contents 1. Introduction ........................................................................................................................ 1 1.1 Chapter Outline ...................................................................................................... 1 1.2 Server Board Use Disclaimer ................................................................................. 2 2. Overview ............................................................................................................................. 3 2.1 Intel(R) Server Board S1200BT Feature Set.............................................................. 3 2.2 Server Board Layout .............................................................................................. 6 2.2.1 Server Board Connector and Component Layout ................................................... 7 2.2.2 Intel(R) Server Board S1200BTL/S1200BTLRM Mechanical Drawings ................... 10 2.2.3 Server Board Rear I/O Layout .............................................................................. 14 3. Functional Architecture ................................................................................................... 15 3.1 Processor Sub-System......................................................................................... 16 3.1.1 Intel(R) Xeon(R) Processor E3-1200 Processors and Intel(R) Xeon(R) E3-1200 V2 Processors ......................................................................................................................... 17 3.1.2 The 2nd Generation Intel(R) CoreTM i3 Processors and the 3rd Generation Intel(R) CoreTM i3 Processors ......................................................................................................... 17 3.1.3 Intel(R) Turbo Boost Technology ............................................................................. 17 3.2 Memory Subsystem.............................................................................................. 18 3.2.1 Memory Supported ............................................................................................... 18 3.2.2 Post Error Codes.................................................................................................. 19 3.2.3 Memory Map and Population Rules...................................................................... 20 3.2.4 Publishing System Memory .................................................................................. 22 3.2.5 Memory RAS Support .......................................................................................... 22 3.3 Intel(R) Chipset PCH ............................................................................................... 23 3.4 I/O Sub-system .................................................................................................... 23 3.4.1 Digital Media Interface (DMI) ................................................................................ 23 3.4.2 PCI Express* Interface ......................................................................................... 23 3.4.3 Serial ATA Support .............................................................................................. 24 3.4.4 Low Pin Count (LPC) Interface ............................................................................. 25 3.4.5 USB 2.0 Support .................................................................................................. 25 3.5 Optional Intel(R) SAS RAID Module ........................................................................ 26 3.6 Optional Intel(R) ROC Module ................................................................................. 26 3.7 Integrated Baseboard Management Controller ..................................................... 26 3.7.1 Integrated BMC LAN Channels ............................................................................ 28 3.7.2 Optional RMM4 Advanced Management Board.................................................... 29 3.7.3 Serial Ports .......................................................................................................... 29 3.7.4 Floppy Disk Controller .......................................................................................... 29 3.7.5 Keyboard and Mouse Support .............................................................................. 30 3.7.6 Wake-up Control .................................................................................................. 30 3.8 Graphic Support ................................................................................................... 30 iv Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Table of Contents 3.8.1 Intel(R) Server Board S1200BTL/S1200BTLRM ...................................................... 30 3.8.2 Video for Intel(R) Server Board S1200BTS ............................................................. 31 3.9 Network Interface Controller (NIC) ....................................................................... 31 3.9.1 Gigabit Ethernet Controller 82574L ...................................................................... 31 3.9.2 Gigabit Ethernet PHY 82579 ................................................................................ 31 3.9.3 MAC Address Definition ....................................................................................... 32 3.10 Intel(R) I/O Acceleration Technolgy 2 (Intel(R) I/OAT2) .............................................. 32 3.10.1 Direct Cache Access (DCA) ................................................................................. 32 3.11 Intel(R) Virtualization Technology for Directed I/O (Intel(R) VT-d) ............................... 32 3.12 TPM (Trusted Platform Module) ........................................................................... 32 4. Platform Management ...................................................................................................... 34 4.1 Feature Support ................................................................................................... 35 4.1.1 IPMI 2.0 Features................................................................................................. 35 4.1.2 Non-IPMI Features ............................................................................................... 35 4.1.3 New Manageability Features ................................................................................ 36 4.2 Basic and Optional Advanced Management Features .......................................... 37 4.2.1 Enabling Advanced Management Features .......................................................... 38 4.2.2 Keyboard, Video, and Mouse (KVM) Redirection ................................................. 38 4.2.3 Media Redirection ................................................................................................ 40 4.2.4 Embedded Web server ......................................................................................... 41 4.2.5 Embedded Platform Debug .................................................................................. 42 4.2.6 Data Center Management Interface (DCMI) ......................................................... 43 4.2.7 Local Directory Authentication Protocol (LDAP) ................................................... 43 4.3 Thermal Control ................................................................................................... 43 4.3.1 Memory Thermal Throttling .................................................................................. 43 4.3.2 Fan Speed Control ............................................................................................... 44 4.4 Intel(R) Intelligent Power Node Manager ................................................................. 44 4.4.1 Overview .............................................................................................................. 44 4.4.2 Features ............................................................................................................... 45 4.4.3 Role of Integrated BMC in NM .............................................................................. 46 5. Server Management Capability for Intel(R) Server Board S1200BTS ............................... 47 5.1 Supper I/O............................................................................................................ 47 5.1.1 Key Features of supper I/O .................................................................................. 47 6. BIOS User Interface .......................................................................................................... 48 6.1 BIOS POST Initialization ...................................................................................... 48 6.1.1 BIOS Revision Identification ................................................................................. 48 6.2 HotKeys Supported During POST ........................................................................ 49 6.3 POST Logo Screen/Diagnostic Screen................................................................. 50 6.4 BIOS Boot Pop-up Menu ...................................................................................... 50 6.5 BIOS Setup Utility ................................................................................................ 51 6.5.1 BIOS Setup Operation.......................................................................................... 51 Revision 2.4 Intel order number G13326-007 v Table of Contents Intel(R)Server Board S1200BT TPS 6.5.2 BIOS Setup Utility Screens................................................................................... 54 7. Connector/Header Locations and Pin-outs .................................................................... 95 7.1 Board Connector Information ............................................................................... 95 7.2 Power Connectors ................................................................................................ 96 7.3 System Management Headers ............................................................................. 97 7.3.1 Intel(R) Remote Management Module 4 (Intel(R) RMM4) Lite connetor and Dedicated NIC connector .................................................................................................................... 97 7.3.2 LPC/IPMB Header ................................................................................................ 98 7.3.3 HSBP Header....................................................................................................... 98 7.3.4 SGPIO Header ..................................................................................................... 98 7.4 Front Control Panel Connector ............................................................................. 98 7.4.1 Power Button........................................................................................................ 99 7.4.2 Reset Button ........................................................................................................ 99 7.4.3 System Status Indicator LED.............................................................................. 100 7.5 I/O Connectors ................................................................................................... 101 7.5.1 VGA Connector .................................................................................................. 101 7.5.2 Rear NIC and USB connector ............................................................................ 101 7.5.3 SATA ................................................................................................................. 102 7.5.4 SAS Mezzanine Connectors............................................................................... 102 7.5.5 Serial Port Connectors ....................................................................................... 103 7.5.6 USB Connector .................................................................................................. 103 7.6 PCI Express* Slot/PCI Slot/Riser Card Slot ........................................................ 104 7.7 Fan Headers ...................................................................................................... 108 8. Jumper Blocks ................................................................................................................ 109 8.1 CMOS Clear and Password Reset Usage Procedure ......................................... 111 8.1.1 Clearing the CMOS ............................................................................................ 111 8.1.2 Clearing the Password ....................................................................................... 111 8.2 Integrated BMC Force Update Procedure (for The Intel(R) Server Board S1200BTL/S1200BTLRM) ................................................................................................... 112 8.3 ME Force Update Jumper .................................................................................. 112 8.4 BIOS Recovery Jumper ...................................................................................... 113 (R) 9. Intel Light Guided Diagnostics .................................................................................... 114 9.1 System Status LED (For S1200BTL/S1200BTLRM) ........................................... 114 9.2 Post Code Diagnostic LEDs ............................................................................... 114 10. Design and Environmental Specifications.................................................................... 116 10.1 Intel(R) Server Board S1200BT/S1200BTLRM Design Specifications ................... 116 10.2 Board-level Calculated MTBF ............................................................................. 116 10.2.1 Processor Power Support................................................................................... 117 10.3 Power Supply Output Requirements .................................................................. 117 10.3.1 Grounding .......................................................................................................... 118 10.3.2 Standby Outputs ................................................................................................ 118 vi Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Table of Contents 10.3.3 Remote Sense ................................................................................................... 118 10.3.4 Voltage Regulation ............................................................................................. 118 10.3.5 Dynamic Loading ............................................................................................... 118 10.3.6 Capacitive Loading ............................................................................................. 119 10.3.7 Closed-loop Stability........................................................................................... 119 10.3.8 Common Mode Noise......................................................................................... 119 10.3.9 Ripple/Noise ....................................................................................................... 119 10.3.10 Timing Requirements ......................................................................................... 119 10.3.11 Residual Voltage Immunity in Standby Mode ..................................................... 121 10.3.12 Protection Circuits .............................................................................................. 122 Appendix A: Integration and Usage Tips ............................................................................ 123 Appendix B: Integrated BMC Sensor Tables....................................................................... 124 Appendix C: POST Code Diagnostic LED Decoder ............................................................ 134 Appendix D: POST Code Errors ........................................................................................... 138 Appendix E: Supported Intel(R) Server Chassis .................................................................... 141 Glossary ................................................................................................................................ 142 Reference Documents .......................................................................................................... 146 Revision 2.4 Intel order number G13326-007 vii List of Figures Intel(R)Server Board S1200BT TPS List of Figures Figure 1. Intel(R) Server Board S1200BTL/S1200BTLRM .............................................................. 6 Figure 2. Intel(R) Server Board S1200BTS .................................................................................... 7 Figure 3. Intel(R) Server Board S1200BTL/S1200BTLRM Layout .................................................. 8 Figure 4. Intel(R) Server Board S1200BTS Layout ......................................................................... 9 Figure 5. Intel(R) Server Board S1200BTL/S1200BTLRM - Hole and Component Positions ....... 10 Figure 6. Intel(R) Server Board S1200BTL/S1200BTLRM - Major Connector Pin Location (1 of 2)11 Figure 7. Intel(R) Server Board S1200BTL/S1200BTLRM - Major Connector Pin Location (2 of 2)12 Figure 8. Intel(R) Server Board S1200BTL/S1200BTLRM - Primary Side Keepout Zone ............ 13 Figure 9. Intel(R) Server Board S1200BTL/S1200BTLRM - Secondary Side Keepout Zone ........ 13 Figure 10. Intel(R) Server Board S1200BT Rear I/O Layout ......................................................... 14 Figure 11. Intel(R) Server Board S1200BTL/S1200BTLRM Functional Block Diagram................. 15 Figure 12. Intel(R) Server Board S1200BTS Functional Block Diagram ....................................... 16 Figure 13. Integrated BMC Hardware ........................................................................................ 27 Figure 14. Server Management Bus (SMBUS*) Block Diagram ................................................ 34 Figure 15. Main Screen ............................................................................................................. 57 Figure 16. Advanced Screen ..................................................................................................... 60 Figure 17. Processor Configuration Screen (S1200BT)............................................................. 62 Figure 18. Memory Configuration Screen .................................................................................. 69 Figure 19. Mass Storage Controller Configuration Screen ........................................................ 71 Figure 20. Serial Port Configuration Screen .............................................................................. 74 Figure 21. USB Configuration Screen ....................................................................................... 74 Figure 22. PCI Configuration Screen......................................................................................... 75 Figure 23. System Acoustic and Performance Configuration..................................................... 76 Figure 24. Security Screen ........................................................................................................ 78 Figure 25. Server Management Screen (S1200BTL/S1200BTLRM) ......................................... 81 Figure 26. Server Management Screen (S1200BTS) ................................................................ 82 Figure 27. Console Redirection Screen ..................................................................................... 82 Figure 28. System Information Screen (S1200BTL/S1200BTLRM) ........................................... 83 Figure 29.System Information Screen (S1200BTS) ................................................................... 84 Figure 30. BMC LAN Configuration Screen (S1200BTL/S1200BTLRM) .................................... 85 Figure 31. Hardware Monitor Screen, Auto Fan Control (S1200BTS) ....................................... 86 Figure 32. Hardware Monitor Screen, Manual Fan Control (S1200BTS) ................................... 86 Figure 33. Real-time Teperature and Voltage Status Screen (S1200BTS) ................................ 87 Figure 34. Boot Options Screen ................................................................................................ 88 Figure 35. Hard Disk Order Screen ........................................................................................... 89 Figure 36. CDROM Order Screen ............................................................................................. 89 Figure 37. Floppy Order Screen ................................................................................................ 90 Figure 38. Network Device Order Screen .................................................................................. 90 Figure 39. BEV Device Order Screen........................................................................................ 91 viii Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS List of Figures Figure 40. Add EFI Boot Option Screen .................................................................................... 91 Figure 41. Delete EFI Boot Option Screen ................................................................................ 92 Figure 42. Boot Manager Screen .............................................................................................. 92 Figure 43. Error Manager Screen .............................................................................................. 93 Figure 44. System Event Log Screen (S1200BTS) ................................................................... 93 Figure 45. Exit Screen............................................................................................................... 94 Figure 46. Jumper Blocks (J4A2, J1F1, J1F3, J1F2, and J1E2) on S1200BTL/S1200BTLRM 109 Figure 47. Jumper Blocks (J2G1, J1G1, J1H3, and J2J1) on S1200BTS ................................ 110 Figure 48. POST Code Diagnostic LED Location .................................................................... 115 Figure 49. Output Voltage Timing ........................................................................................... 120 Figure 50. Turn On/Off Timing (Power Supply Signals) ........................................................... 121 Revision 2.4 Intel order number G13326-007 ix List of Tables Intel(R)Server Board S1200BT TPS List of Tables Table 1. Intel(R) Server Board S1200BT Feature Set..................................................................... 3 Table 2. Major Board Components.............................................................................................. 8 Table 3. Major Board Components.............................................................................................. 9 Table 4. Memory Configuration Table ....................................................................................... 21 Table 5. UDIMM memory configuration rule for Intel(R) Xeon(R) E3-1200 Processors or the 2nd Generation Intel(R) CoreTM i3 Processors .............................................................................. 21 Table 6. UDIMM memory configuration rule for Intel(R) Xeon(R) E3-1200 V2 Processors or the 3rd Generation Intel(R) CoreTM i3 Processors .............................................................................. 22 Table 7. UDIMM Maximum configuration .................................................................................. 22 Table 8. Optional RMM4 Advanced Management Board Features ............................................ 29 Table 9. Serial B Header (J1B2 on S1200BTL/S1200BTLRM or J8A1 on S1200BTS) Pin-out.. 29 Table 10. Video Modes ............................................................................................................. 30 Table 11. Dual Video Modes ..................................................................................................... 31 Table 12. Basic and Advanced Management Features ............................................................. 37 Table 13. NM Features ............................................................................................................. 45 Table 14. POST HotKeys Recognized ...................................................................................... 49 Table 15. BIOS Setup Page Layout .......................................................................................... 52 Table 16. BIOS Setup: Keyboard Command Bar ...................................................................... 52 Table 17. Screen Map ............................................................................................................... 55 Table 18. Board Connector Matrix on S1200BTL/S1200BTLRM ............................................... 95 Table 19. Board Connector Matrix on S1200BTS...................................................................... 96 Table 20. Baseboard Power Connector Pin-out (J9G1)............................................................. 96 Table 21. SSI Processor 8-PIN Power Connector Pin-out (J9A1) ............................................. 97 Table 22. Intel(R) RMM4 lite Connector Pin-out (J4B1) ................................................................ 97 Table 23. Dedicated NIC connector for RMM4 .......................................................................... 97 Table 24. LPC/IPMB Header Pin-out (J1H5) ............................................................................. 98 Table 25. HSBP Header Pin-out (J1J2) ..................................................................................... 98 Table 26. SGPIO Header Pin-out (J1J3 on S1200BTL/S1200BTLRM and J2J2 on S1200BTS)98 Table 27. Front Panel SSI Standard 24-pin Connector Pin-out (J1C1 on S1200BTL/S1200BTLRM or J1C2 on S1200BTS) .............................................................. 98 Table 28. System Status LED Indicator States ........................................................................ 100 Table 29. VGA Connector Pin-out ........................................................................................... 101 Table 30. RJ-45 10/100/1000 NIC Connector Pin-out ............................................................. 101 Table 31. RJ-45 10/100/1000 NIC Connector Pin-out (J6A1) .................................................. 101 Table 32. 6Gb/s SATA Connector Pin-Out .............................................................................. 102 Table 33. 3Gb/s SATA Connector Pin-out ............................................................................... 102 Table 34. SAS Connector Pin-out (J2H1) ................................................................................ 102 Table 35. External Serial A Port Pin-out (J8A1)....................................................................... 103 Table 36. Internal 9-pin Serial B Header Pin-out (J1B2) .......................................................... 103 x Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS List of Tables Table 37. Internal USB Connector Pin-out ( J1E1 and J1D1) .................................................. 104 Table 38. Pin-out of Internal USB Connector for low-profile Smart module (J3F2) .................. 104 Table 39. Pin-out of adaptive riser slot/PCI Express slot 6 ...................................................... 104 Table 40. Three PCI Express* x8 connectors (J2B2, J3B1, and J4B2) ................................... 106 Table 41. One PCI X32 connector (J1B1) ............................................................................... 107 Table 42. SSI 4-pin Fan Header Pin-out ................................................................................. 108 Table 43. Server Board Jumpers (J1F1, J1F2, J1F3, J1E2, and J4A2) on S1200BTL/S1200BTLRM ................................................................................................. 109 Table 44. Server Board Jumpers (J2G1, J1G1, J1H3, and J2J1) on S1200BTS ..................... 110 Table 45. Front Panel LED Behavior Summary ....................................................................... 114 Table 46. Server Board Design Specifications ........................................................................ 116 Table 47. Intel(R) Xeon(R) Processor TDP Guidelines .................................................................. 117 Table 48. 350-W Load Ratings................................................................................................ 117 Table 49. Voltage Regulation Limits ........................................................................................ 118 Table 50. Transient Load Requirements ................................................................................. 118 Table 51. Capacitve Loading Conditions ................................................................................. 119 Table 52. Ripple and Noise ..................................................................................................... 119 Table 53. Output Voltage Timing ............................................................................................. 120 Table 54. Turn On/Off Timing.................................................................................................. 120 Table 55. Over-Current Protection (OCP) ............................................................................... 122 Table 56. Over-voltage Protection (OVP) Limits ...................................................................... 122 Table 57. BMC Core Sensors ................................................................................................. 126 Table 58. POST Progress Code LED Example ....................................................................... 134 Table 59. POST Progress Codes ............................................................................................ 134 Table 60. POST Error Codes and Messages .......................................................................... 138 Table 61. POST Error Beep Codes ......................................................................................... 140 Revision 2.4 Intel order number G13326-007 xi List of Tables Intel(R)Server Board S1200BT TPS <This page is intentionally left blank.> xii Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 1. Introduction Introduction This Technical Product Specification (TPS) provides board specific information detailing the features, functionality, and high-level architecture of the Intel(R) Server Board S1200BT. In addition, you can obtain design-level information for specific subsystems by ordering the External Product Specifications (EPS) or External Design Specifications (EDS) for a given subsystem. EPS and EDS documents are not publicly available and must be ordered through your local Intel(R) representative. Note: The product codes of S1200BTL and S1200BTS can only support Intel(R) Xeon(R) E3-1200 Processors or the 2nd Generation Intel(R) CoreTM i3 Processors. The product codes of S1200BTLR, S1200BTSR, and S1200BTLRM can support Intel(R) Xeon(R) E3-1200Processors, the 2nd Generation Intel(R) CoreTM i3 Processors, Intel(R) Xeon(R) E3-1200 V2 processors or the 3rd Generation Intel(R) CoreTM i3. 1.1 Chapter Outline This document is divided into the following chapters: Chapter 1 - Introduction Chapter 2 - Server Board Overview Chapter 3 - Functional Architecture Chapter 4 - Platform Management Chapter 5 - Server Management Capability for Intel(R) Server Board S1200BTS Chapter 6 - BIOS User Interface Chapter 7 - Connector/Header Locations and Pin-outs Chapter 8 - Jumpers Blocks Chapter 9 - Intel(R) Light-Guided Diagnostics Chapter 10 - Design and Environmental Specifications Appendix A - Integration and Usage Tips Appendix B - Integrated BMC Sensor Tables Appendix C - POST Code Diagnostic LED Decoder Appendix D - POST Code Errors Appendix E - Supported Intel(R) Server Chassis Glossary Reference Documents Revision 2.4 Intel order number G13326-007 1 Introduction 1.2 Intel(R)Server Board S1200BT TPS Server Board Use Disclaimer Intel Corporation server boards contain a number of high-density Very Large Scale Integration (VLSI) and power delivery components that need adequate airflow to cool. Intel(R) ensures through its own chassis development and testing that when Intel(R) server building blocks are used together, the fully integrated system meets the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel(R) developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits. 2 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 2. Overview Overview The Intel(R) Server Board S1200BT is a monolithic Printed Circuit Board (PCB) with features designed to support entry-level severs. It has three board SKUs, namely S1200BTL, S1200BTLRM, and S1200BTS. 2.1 Intel(R)Server Board S1200BT Feature Set (R) Table 1. Intel Server Board S1200BT Feature Set Feature Processor Description of S1200BTL/S1200BTLRM (R) (R) Supports for one Intel Xeon E3-1200 nd (R) Processors or the 2 Generation Intel CoreTM i3 Processors in FC-LGA 1155 socket package 5 GT/s point-to-point DMI interface to PCH LGA 1155 pin socket (R) (R) Supports for Intel Xeon E3-1200 V2 rd (R) processors or the 3 Generation Intel CoreTM i3 processors in FC-LGA 1155 socket package 5 GT/s point-to-point DMI interface to PCH LGA 1155 pin socket Memory Two memory channels with support for (R) (R) 1066/1333 MHz (with Intel Xeon E3-1200 nd (R) Processors or the 2 Generation Intel CoreTM (R) i3 Processors) or 1333/1600 MHz (with Intel (R) rd Xeon E3-1200 V2 Processors or the 3 (R) Generation Intel CoreTM i3 Processors) ECC Unbuffered (UDIMM) DDR3 Up to two UDIMMs per channel 32 GB max with x8 ECC UDIMM (2-Gb DRAM) 64-bit wide channels DDR3 I/O Voltage of 1.5 V Chipset Support for Intel C204 Platform Controller Hub (PCH) chipset (R) Description of S1200BTS (R) (R) Supports for one Intel Xeon E3-1200 nd (R) Processors or the 2 Generation Intel CoreTM i3 Processors in FC-LGA 1155 socket package 5 GT/s point-to-point DMI interface to PCH LGA 1155 pin socket (R) (R) Supports for Intel Xeon E3-1200 V2 rd (R) processors or the 3 Generation Intel CoreTM i3 processors in FC-LGA 1155 socket package 5 GT/s point-to-point DMI interface to PCH LGA 1155 pin socket Two memory channels with support for (R) (R) 1066/1333 MHz (with Intel Xeon E3-1200 nd (R) Processors or the 2 Generation Intel CoreTM i3 Processors) or 1333/1600 MHz (R) (R) (with Intel Xeon E3-1200 V2 Processors or rd (R) the 3 Generation Intel CoreTM i3 Processors) ECC Unbuffered (UDIMM) DDR3 Up to two UDIMMs per channel 32 GB max with x8 ECC UDIMM (2-Gb DRAM) 64-bit wide channels DDR3 I/O Voltage of 1.5 V (R) Support for Intel C202 Platform Controller Hub (PCH) chipset ServerEngines* LLC Pilot III BMC controller (Integrated BMC) Revision 2.4 Intel order number G13326-007 3 Overview Feature I/O Add-in PCI Card, PCI Express* Card Intel(R)Server Board S1200BT TPS Description of S1200BTL/S1200BTLRM External connections: DB-15 video connectors DB-9 serial Port A connector Four ports on two USB/LAN combo connectors at rear of board Description of S1200BTS External connections: DB-15 video connectors DB-9 serial Port A connector Four ports on two USB/LAN combo connectors at rear of board Internal connections: Two USB 2x5 pin headers, each supporting two USB 2.0 ports One 2x5 Serial Port B headers Two 6Gb/s SATA ports and four 3Gb/s SATA ports One SAS mezzanine slot for optional SAS module Internal connections: Two USB 2x5 pin headers, each supporting two USB 2.0 ports Six 3Gb/s SATA ports (R) (R) With Intel Xeon E3-1200 processors or the nd (R) 2 Generation Intel CoreTM i3 Processors: Slot1: One 5V PCI 32 bit/33 MHz connector Slot3: One PCI Express* Gen2 x8 (x4 throughput) connector Slot4: One PCI Express* Gen2 x8 (x4 throughput) connector Slot5: One PCI Express* Gen2 x8 (x4 throughput) connector Slot6: One PCI Express* Gen2 x16 (x8 throughput) connector (R) (R) With Intel Xeon E3-1200 V2 processors or rd (R) the 3 Generation Intel CoreTM i3 Processors: Slot1: One 5V PCI 32 bit/33 MHz connector Slot3: One PCI Express* Gen2 x8 (x4 throughput) Gen2 connector Slot4: One PCI Express* Gen3 x8 (x4 throughput) connector Slot5: One PCI Express* Gen3 x8 (x4 throughput) connector Slot6: One PCI Express* Gen3 x16 (x8 throughput) connector (R) (R) (R) (R) With Intel Xeon E3-1200 processors or the nd (R) 2 Generation Intel CoreTM i3 Processors: Slot4: One 5V PCI 32 bit/33 MHz connector Slot5: One PCI Express* Gen2 x8 (x4 throughput) connector Slot6: One PCI Express* Gen2 x8 (x8 throughput) connector Slot7: One PCI Express* Gen2 x16 (x8 throughput) connector With Intel Xeon E3-1200 V2 processors or rd (R) the 3 Generation Intel CoreTM i3 Processors: Slot4: One 5V PCI 32 bit/33 MHz connector Slot5: One PCI Express* Gen2 x8 (x4 throughput) connector Slot6: One PCI Express* Gen3 x8 (x8 throughput) connector Slot7: One PCI Express* Gen3 x16 (x8 throughput) connector System Fan Support Five 4-pin fan headers supporting four system fans and one processor Four 4-pin fan headers supporting four system fans and one processor Video Onboard ServerEngines* LLC Pilot III BMC Controller External 32MB (or above) DDR3 800MHz memory Silicon Motion SM712GX04LF02-BA Onboard Hard Drive Support for six Serial ATA II hard drives through six onboard SATA II connectors with SW RAID 0, 1, 5, and 10 Support for six Serial ATA II hard drives through six onboard SATA II connectors with SW RAID 0, 1, 5, and 10. Up to four SAS hard drives through optional (R) Intel SAS Entry RAID Module card Six 3Gb/s SATA ports Two 6Gb/s SATA ports and four 3Gb/s SATA ports 4 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Feature RAID Support LAN Server Management Overview Description of S1200BTL/S1200BTLRM (R) Description of S1200BTS (R) Intel Embedded Server RAID Technology II Intel Embedded Server RAID Technology through onboard SATA connectors provides SATA RAID 0, 1, and 10 and optional RAID (R) 5 support provided by the Intel RAID Activation Key AXXRAKSW5 (R) Intel Rapid Storage RAID through onboard SATA connectors provides SATA RAID 0, 1, 5, and 10 One optional internal SAS module connector which supports AXXRMS2AF040, AXXRMS2LL040, and AXX4SASMOD Optional ROC module support on all PCI -e slots [Only for S1200BTLRM] II through onboard SATA connectors provides SATA RAID 0, 1, and 10 and optional RAID 5 support provided by the (R) Intel RAID Activation Key AXXRAKSW5 (R) Intel Rapid Storage RAID through onboard SATA connectors provides SATA RAID 0, 1, 5, and 10 One Gigabit Ethernet device 82574L connect to PCI-E x1 interfaces on the PCH One Gigabit Ethernet device 82574L connect to PCI-E x1 interfaces on the PCH One Gigabit Ethernet PHY 82579 connected to PCH through PCI-E x1 interface One Gigabit Ethernet PHY 82579 connected to PCH through PCI-E x1 interface Onboard LLC Pilot III Controller (Integrated BMC) Integrated Baseboard Management Controller (Integrated BMC), IPMI 2.0 compliant Integrated 2D video controller on PCI-E x1 -- (R) Optional Intel Remote Management Module 4 (R) (RMM4) Lite only or Intel Remote Management Module 4 (RMM4) Security Revision 2.4 TPM module connector TPM module connector Intel order number G13326-007 5 Overview 2.2 Intel(R)Server Board S1200BT TPS Server Board Layout (R) Figure 1. Intel Server Board S1200BTL/S1200BTLRM 6 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Overview (R) Figure 2. Intel Server Board S1200BTS 2.2.1 Server Board Connector and Component Layout The following figure shows the board layout of the server board. Each connector and major component is identified by a number or letter, and Table 2 provides the description: Revision 2.4 Intel order number G13326-007 7 Overview Intel(R)Server Board S1200BT TPS (R) Figure 3. Intel Server Board S1200BTL/S1200BTLRM Layout Table 2. Major Board Components Description Description A Slot 1, 32 Mbit/33 MHz PCI R System FAN2 and System FAN3 Connector B TPM S CPU connector C Slot 3/4, PCI Express* Gen2 x4 (x8 connector) T CPU Fan connector D Slot 5, PCI Express* Gen2 x4 (x8 connector) U USB connector for smart module E Slot 6, PCI Express* Gen2 x8 (x16 connector) V SAS Module connector F Chassis Intrusion W IPMB G SATA_KEY X SYS_FAN_1 H Two Ethernet and Dual USB COMBO Y HSBP I Video port Z SATA_SGPIO J External Serial port AA Internal Serial Connector K RMM4 Lite Connector BB Front Panel Connector 8 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Overview Description Description L CPU Power Connector CC HDD LED M SYS_FAN_4 DD Internal USB Connector N RMM4 Dedicated NIC connector EE CMOS battery O Four DIMM Slots FF Four 3Gb/s SATA ports P P/S AUX GG Two 6Gb/s SATA ports Q MAIN POWER HH Smart module (R) Figure 4. Intel Server Board S1200BTS Layout Table 3. Major Board Components Description Description A Slot 4, 32 Mbit/33 MHz PCI N SYS FAN 1 B Slot 5. PCI Express* Gen2 x8 (x8 connector); Slot 6, PCI Express* Gen2x4 (x8 connector). O CPU connector C SATA_KEY P CPU Fan connector Revision 2.4 Intel order number G13326-007 9 Overview Intel(R)Server Board S1200BT TPS Description Description D Slot 7, PCI Express* Gen2 x8 (x16 connector) Q Chassis Intrusion E Ethernet and Dual USB COMBO R SATA_SGPIO F Ethernet and Dual USB COMBO S SYS_FAN_3 G Video port T Six 3Gb/s SATA ports H External Serial port U Low profile USB connector I CPU Power connector V Internal USB J SYS_FAN_2 W CMOS battery K DIMM slots X Front Panel L MAIN power connector Y HDD LED M TPM connector 2.2.2 Intel(R)Server Board S1200BTL/S1200BTLRM Mechanical Drawings (R) Figure 5. Intel Server Board S1200BTL/S1200BTLRM - Hole and Component Positions 10 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Overview (R) Figure 6. Intel Server Board S1200BTL/S1200BTLRM - Major Connector Pin Location (1 of 2) Revision 2.4 Intel order number G13326-007 11 Overview Intel(R)Server Board S1200BT TPS (R) Figure 7. Intel Server Board S1200BTL/S1200BTLRM - Major Connector Pin Location (2 of 2) 12 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Overview (R) Figure 8. Intel Server Board S1200BTL/S1200BTLRM - Primary Side Keepout Zone (R) Figure 9. Intel Server Board S1200BTL/S1200BTLRM - Secondary Side Keepout Zone Revision 2.4 Intel order number G13326-007 13 Overview 2.2.3 Intel(R)Server Board S1200BT TPS Server Board Rear I/O Layout The following figure shows the layout of the rear I/O components for the server board: A Serial Port A C NIC Port 1 (1 Gb) and Dual USB Port Connector B Video D NIC port 2 (1 Gb) and Dual USB Port Connector (R) Figure 10. Intel Server Board S1200BT Rear I/O Layout 14 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 3. Functional Architecture Functional Architecture The architecture and design of the Intel(R) Server Board S1200BT is based on the Intel(R) C200 Chipset. The chipset is designed for systems based on the Intel(R) Xeon(R) processor in the FCLGA 1155 socket package. The Intel(R) Server Board S1200BTL/S1200BTLRM use Intel(R) C204 Chipset and the Intel(R) Server Board S1200BTS uses Intel(R) C202 Chipset. The Intel(R) Xeon(R) Processor E3-1200 Processors are made up of multi-core processors based on the 32nm processor technology. The Intel(R) Xeon(R) Processor E3-1200 V2 Processors are made up of multi-core processors based on the 22nm processor technology. The 2nd Generation Intel(R) CoreTM i3 Processors are made up of dual-core processors based on the 32nm processor technology. The 3rd Generation Intel(R) CoreTM i3 Processors are made up of dual-core processors based on the 22nm processor technology. This chapter provides a high-level description of the functionality associated with each chipset component and the architectural blocks that make up the server board. Intel(R) Server Board S1200BTL/S1200BTLRM Block ATX - 12" x 9.6" Diagram (x16 connector) PCIe x8 Slot 6 (x8 connector) 4 Unbuffered DIMMs Knoxvill Socket H2 (x8 connector) PCIe x4 Slot 4 DDR3 (Channel A) Intel(R) Xeon(R) Processor PCIe x4 Slot 5 DDR3 (Channel B) PCIe Gen2 x4 Mezzanine Module A1 A0 Ch A XDP B1 B0 Ch B x4 DMI Gen2 Dual GbE Lewisville (PCIe Gen1 x1 in physical) GLCI (x8 connector) PCIe Gen2 x4 Slot 3 Intel(R) C204 PCI GbE PHY GbE Hartwell PCIe Gen1 x1 GbE PCI 32/33 Slot 1 SPI RMII SPI PCIe Gen1 x1 FLASH SPI FLASH BIOS Flash SATA-III GbE 2 4 12 BMC Boot Flash DDR3 LPC BMC Zoar SATA 6G SERIAL 2 Internal Header 0 TP M 1 SATA 3G RMM4 LITE Module optional on-board USB 1.1 USB 2.0 USB 2.0 SATA-II 2 3 4 2 2 2 2 5 USB Internal USB Header x2 RGMII VIDEO Rear I/O VGA Port SERIAL 1 Rear I/O COM Port Notes: 1. Video integrated into BMC. USB Type-A Rear I/O USB I/O Module Header Ports x2 RMM4 Dedicated NIC Module (R) Figure 11. Intel Server Board S1200BTL/S1200BTLRM Functional Block Diagram Revision 2.4 Intel order number G13326-007 15 Functional Architecture Intel(R)Server Board S1200BT TPS Intel(R) Server Board S1200BTS Block Diagram VRD 12.0 VCORE VTT VSA ATX - 9.6" x 9.6" VPLL MEM VTT MEM VRD 12.0 (x16 connector) PCIe X8 Slot 7 DDR3 (Channel A) (x8 connector) Intel(R) Xeon(R) Processor PCIe X8 Slot 6 4 Unbuffered DIMMs Knoxvill Socket H2 DDR3 (Channel B) A1 A0 Ch A XDP B1 B0 Ch B x4 DMI Gen2 Dual GbE Lewisville (PCIe Gen1 x1 in physical) GLCI (x8 connector) Slot 5 PCIe Gen2 x4 GbE PHY Misc VR s GbE PCI Slot 4 PCI 32/33 PCIe Gen1 x1 Intel(R) C202 GbE Hartwell GbE SM712 SPI VIDEO Rear I/O VGA Port FLASH BIOS Flash 6 12 LPC SIO W83627DHGP SATA 3G SATA-II 0 1 TPM 2 3 TPM Header USB 2.0 4 5 2 Internal USB Header x2 Type-A Header 2 2 USB USB SERIAL 1 Rear I/O COM Port SERIAL 2 Internal Header Rear I/O USB Ports x2 (R) Figure 12. Intel Server Board S1200BTS Functional Block Diagram 3.1 Processor Sub-System The Intel(R) Server Board S1200BT supports the following processors: Intel(R) Xeon(R) E3-1200 Processors. nd (R) The 2 Generation Intel CoreTM i3 Processors. The Intel(R) Xeon(R) E3-1200 Processors are made up of multi-core processors based on the 32nm processor technology. The 2nd Generation Intel(R) CoreTM i3 Processors are made up of dual-core processors based on the 32nm processor technology. The Intel(R) Server Board S1200BTR also supports the following processors: Intel(R) Xeon(R) E3-1200 V2 Processors. rd (R) The 3 Generation Intel CoreTM i3 Processors. The Intel(R) Xeon(R) E3-1200 V2 Processors are made up of multi-core processors based on the 22 nm processor technology. The 3rd Generation Intel(R) CoreTM i3 Processors are made up of dual-core processors based on the 22nm processor technology. 16 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 3.1.1 Functional Architecture Intel(R)Xeon(R)Processor E3-1200 Processors and Intel(R)Xeon(R)E3-1200 V2 Processors The Intel(R) Xeon(R) E3-1200 Processors highly integrated solution variant is composed of quad processor cores. FC-LGA 1155 socket package with five GT/s. Up to 95 W Thermal Design Power (TDP); processors with higher TDP are not supported. The Intel(R) Xeon(R) E3-1200 V2 Processors highly integrated solution variant is composed of quad processor cores. FC-LGA 1155 socket package with five GT/s. Up to 95 W Thermal Design Power (TDP); processors with higher TDP are not supported. The list of supported processors may be found at http://serverconfigurator.intel.com. Note: The workstation processor is not supported in this platform. 3.1.2 The 2nd Generation Intel(R)CoreTM i3 Processors and the 3rd Generation Intel(R) CoreTM i3 Processors The 2nd Generation Intel(R) CoreTM i3 Processors highly integrated solution variant is composed of Dual cores. FC-LGA 1155 socket package with five GT/s. Up to 65 W Thermal Design Power (TDP); processors with higher TDP are not supported. rd The 3 Generation Intel(R) CoreTM i3 Processors highly integrated solution variant is composed of Duo cores. FC-LGA 1155 socket package with five GT/s. Up to 65 W Thermal Design Power (TDP); processors with higher TDP are not supported. The list of supported processors may be found at http://serverconfigurator.intel.com. 3.1.3 Intel(R)Turbo Boost Technology Intel(R) Turbo Boost Technology is featured on certain processors in the Intel(R) Xeon(R) Processor 1200 Series. Intel(R) Turbo Boost Technology opportunistically and automatically allows the processor to run faster than the marked frequency if the processor is operating below power, temperature, and current limits. This results in increased performance for both multi-threaded and single-threaded workloads. Intel(R) Turbo Boost Technology operation: Operates under Operating System control - It is only entered when the operating system requests the highest (P0) performance state. Operation can be enabled or disabled in BIOS Setup. Revision 2.4 Intel order number G13326-007 17 Functional Architecture Intel(R)Server Board S1200BT TPS Converts any available power and thermal headroom into a higher frequency on active cores. At nominal marked processor frequency, many applications consume less than the rated processor power draw. Availability is independent of the number of active cores. Maximum Turbo Boost frequency depends on the number of active cores and varies by processor configuration. (R) The amount of time the system spends in Intel Turbo Boost operation depends on workload, operating environment, and platform design. If the processor supports the Intel(R) Turbo Boost Technology feature, the BIOS Setup provides an option to enable or disable this feature. The default state is "enabled". 3.2 Memory Subsystem The Intel(R) Xeon(R) Processor E3-1200 series or Intel(R) CoreTM Processor i3 series have an Integrated Memory Controller (IMC) in its package. Each processor produces up to two DDR3 channels of memory. Each DDR3 channel in the IMC supports up to two UDIMM slots. The DDR3 UDIMM frequency can be 1066/1333 (for Intel(R) Xeon(R) E3-1200 Processors or the 2nd Generation Intel(R) CoreTM i3 Processors) and 1333/1600 (for Intel(R) Xeon(R) E3-1200 V2 Processors or the 3nd Generation Intel(R) CoreTM i3 Processors) MHz. Only ECC memory is supported on this platform. The memory channels are named as "Channel A" and "Channel B". The memory slots are named as "Slot1" and "Slot2" on each channel. Slot1will be the farthest from the processor socket. DIMMs are named to reflect the channel and slot in which they are installed: 3.2.1 o Channel A, Slot1 is "DIMM_A1". o Channel A, Slot2 is "DIMM_A2". o Channel B, Slot1 is "DIMM_B1". o Channel B, Slot2 is "DIMM_B2". Memory Supported (R) The Intel Server Board S1200BT family supports various DDR3 DIMM modules of different types and sizes and speeds. In this section, the statements of support are subject to qualification in two ways: For S1200 Server Boards with an SNB-DT processor, the Server Board and the BIOS may support: 18 DIMMs composed of Dynamic Random Access Memory (DRAM) chips using 1 Gb, 2 Gb, or 4 Gb technology. DIMMs using x8 DRAM technology only. DIMMs organized as Single Rank (SR) or Dual Rank (DR). DIMM sizes of 1 GB, 2 GB, 4 GB, or 8 GB. For Intel(R) Xeon(R) E3-1200 Processors or the 2nd Generation Intel(R) CoreTM i3 Processors, the DIMM speeds of 1066 or 1333 MT/s (megatransfers/second). Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Functional Architecture For Intel(R) Xeon(R) E3-1200 V2 Processors or the 3rd Generation Intel(R) CoreTM i3 Processors, the DIMM speeds of 1333/1600 MT/s (megatransfers/second). Only Unregistered (Unbuffered) DIMMs (UDIMMs) are supported. Only Error Correction Code (ECC) enabled DIMMs are supported. UDIMMs may or may not have thermal sensors. Note: UDIMMs must be ECC, and may or may not have thermal sensors. S1200BT BIOS has the following limitations: No support for LV DIMMs No support for RDIMMs All channels in a system will run at the fastest common frequency Mixing ECC and non-ECC UDIMMs anywhere on the platform is not supported Static Closed Loop Thermal Throttling (CLTT) supported through BMC (requires ECC DIMMs with thermal sensor) 3.2.2 Post Error Codes The range {0xE0 - 0xEF} of POST codes is used for memory errors in early POST. In late POST, this same range of POST code values is used for reporting other system errors. 0xE8 - No Usable Memory Error: If no usable memory is available, the BIOS emits a beep code and displays POST Diagnostic LED code 0xE8 and halts the system. This can also occur if all memory in the system fails and/or has become disabled during memory initialization. For example, if a DDR3 DIMM has no SPD information, the BIOS treats the DIMM slot as if no DDR3 DIMM is present on it. Therefore, if this is the only DDR3 DIMM installed in the system, there is no usable memory, and the BIOS goes to a memory error code 0xE8 as described above. 0x53/0x55/0XE8 - DIMM SPD does not respond or DIMM SPD Read Error, the DIMM will not be detected, if the SPD does not respond, which could result in "No memory Installed" or "No Usable Memory" Memory Error Halt 0X53, 0x55, or 0xE8, or could result later in an invalid configuration if the "no SPD" DIMM is in Slot 1 on the channel.. 0x51 - Memory SPD Error: If the DIMM does respond but the SPD cannot be successfully read, that would cause a "Memory SPD Error", memory error halt 0X51. For each memory channel, once the DIMM SPD parameters have been read, they are checked to verify that the DIMMs on the channel are a valid configuration, DIMM speed and size, ECC capability, and in which memory slots the DIMMs are installed. An invalid configuration will cause the system to halt. 0xEA - Channel Training Error: If the memory initialization process is unable to properly perform the Data/Data Strobe timing training on a memory channel, the BIOS emits a beep code and displays POST Diagnostic LED code 0xEA momentarily during the beeping. If there is usable memory in the system on other channels, POST memory initialization continues. Otherwise, the system beeps and halts with POST Diagnostic LED code 0xEA staying displayed. 0x54/0xEB - Memory Test Error: If a DDR3 DIMM or a set of DDR3 DIMMs on the same memory channel fails memory testing but usable memory remains available, the BIOS emits a beep code and displays POST Diagnostic LED code 0xEB momentarily Revision 2.4 Intel order number G13326-007 19 Functional Architecture Intel(R)Server Board S1200BT TPS during the beeping, then continues POST. If all of the memory fails memory testing, then system memory error code 0xE8 (No Usable Memory) as described above. 0xED - Population Error or Invalid DIMM: If the installed memory contains an invalid DIMM configuration on any channel in the system, the system beeps and halts with POST Diagnostic LED code 0xED. The DIMM are installed incorrectly, not following the "Fill Farthest First" rule (Slot 1 must be filled before Slot 2). This will result in a DIMM Population Error, with a Memory Error Halt 0xED Note: Mixed DIMM configurations are not supported and not validated by Intel(R). 3.2.3 Memory Map and Population Rules The overall configuration is a single processor with two channels, and two DIMM slots on each channel on the Intel(R) Server Board S1200BT. All memory DIMMs are ECC UDIMMs only, with a maximum size of 8 GB. Slot1 must be populated first before Slot2, on either channel. Channel A and Channel B are independent and are not required to have the same number of DIMMs installed. Either channel may be used for a single-DIMM configuration. o When only one memory channel is populated, the memory runs in Single Channel mode, with no interleaving. o When both channels are populated identically, the memory runs in Dual Channel Symmetric mode. The memory is interleaved by full 64-byte cache lines alternating between channels, that is the first entire cache line resides in DIMM_A1, the second in DIMM_B1, and so on. This allows Adjacent Cache Line Prefetch to fetch cache lines from both channels simultaneously, approximately doubling the potential memory bandwidth. o When both channels are populated, but with different numbers of DIMMs, Intel(R) Flex Memory Technology divides the installed memory into two zones, using interleaved Dual Channel Symmetric mode as far as the highest address on the less-populated channel, then using uninterleaved Dual Channel Asymmetric mode for the remaining memory on the more-populated channel. The maximum total installed memory size supported is 32 GB, using four 8 GB DIMMs. The maximum memory bandwidth is 10.6 GB/s in Single-Channel mode or 21 GB/s in DualChannel Symmetric mode, assuming DDR3 running at 1333 MT/s. 20 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 3.2.3.1 Functional Architecture Memory Configuration Table Table 4. Memory Configuration Table Configuration One DIMM Single Channel DIMM_A1 A1 only Single Channel DIMM_A2 DIMM_B1 One DIMM Single Channel Two DIMMs Single Channel B1 only Single Channel A1 Single Channel A2 Single Channel Two DIMMs Single Channel B1 Single Channel Two DIMMs Dual Channel Symmetric A1 Dual Channel Symmetric Three DIMMs (R) Intel Flex Memory A1 Dual Channel Symmetric Three DIMMs (R) Intel Flex Memory A1 Dual Channel Symmetric Four DIMMs Dual Channel Symmetric A1 Dual Channel Symmetric 3.2.3.2 DIMM_B2 B2 Single Channel B1 Dual Channel Symmetric A2 Dual Channel Asymmetric B1 Dual Channel Symmetric A2 Dual Channel Symmetric B1 Dual Channel Symmetric B2 Dual Channel Asymmetric B1 Dual Channel Symmetric B2 Dual Channel Symmetric DIMM Configuration rules (R) (R) nd Table 5. UDIMM memory configuration rule for Intel Xeon E3-1200 Processors or the 2 (R) Generation Intel CoreTM i3 Processors 2 DIMM slots per channel 1 Speed 1066 and 1333 Ranks per channel Single Rank and Dual Rank 2 2 1066 and 1333 Single Rank and Dual Rank Revision 2.4 DIMMs populated per channel Intel order number G13326-007 21 Functional Architecture Intel(R)Server Board S1200BT TPS To get the maximum memory size on UDIMM, you get the detailed information from following table: (R) (R) rd Table 6. UDIMM memory configuration rule for Intel Xeon E3-1200 V2 Processors or the 3 (R) Generation Intel CoreTM i3 Processors 2 DIMM slots per channel 1 DIMMs populated per channel Speed 1333 and1600 Ranks per channel Single Rank and Dual Rank 2 2 1333 and1600 Single Rank and Dual Rank To get the maximum memory size on UDIMM, you get the detailed information from following table: Table 7. UDIMM Maximum configuration Max Memory Possible Single Rank UDIMM 1Gb DRAM Technology 4GB (4x 1GB DIMMs) 2Gb DRAM Technology 8GB (4x 2GB DIMMs) 4Gb DRAM Technology 16GB (4x 4GB DIMMs) Dual Rank UDIMMs 8GB (4x 2GB DIMMs) 16GB (4x 4GB DIMMs) 32GB (4x 8GB DIMMs) 3.2.4 Publishing System Memory For S1200 Server Boards with an SNB-DT processor, the memory configurations and population rules are relatively simple. The overall configuration is a single processor/IMC, with two channels, and two DIMM slots on each channel. All memory DIMMs are ECC UDIMMs only, with a maximum size of 8 GB. Slot1 must be populated first before Slot2, on either channel. Channel A and Channel B are independent and are not required to have the same number of DIMMs installed. Either channel may be used for a single-DIMM configuration. o 3.2.5 When only one memory channel is populated, the memory runs in Single Channel mode, with no interleaving. Memory RAS Support (R) For Intel Server Board S1200BT, the form of Memory RAS provided is Error Correction Code (ECC). ECC uses "extra bits" - 64-bit data in a 72-bit DRAM array - to add an 8-bit calculated "Hamming Code" to each 64 bits of data. This additional encoding enables the memory controller to detect and report single or double bit errors, and to correct single-bit errors. There is a specific step in memory initialization in which all of memory is cleared to zeroes before the ECC function is enabled, in order to bring the ECC codes into agreement with memory contents. During operation, in the process of every fetch from memory, the data and ECC bits are examined for each 64-bit data + 8-bit ECC group. If the ECC computation indicates that a single bit Correctable Error has occurred, it is corrected and the corrected data is passed on to the processor. If a double-bit Uncorrectable Error is detected, it cannot be corrected. In each case, a Correctable or Uncorrectable ECC Error event is generated. For Correctable Errors, there is a certain tolerance observed, since a Correctable Error can be generated by something as random as a stray Cosmic Ray impacting the DIMM. Correctable Errors are counted on a per-DIMM basis, but are just silently recorded until the tolerance 22 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Functional Architecture threshold is crossed. The Correctable Error Threshold for Intel(R) Server Board S1200BT board is set at 10 events. When the 10th CE occurs, a single Correctable Error event is logged. 3.3 Intel(R)Chipset PCH The Intel(R) C200 Series Chipset is designed for use with Intel(R) Xeon(R) E3-1200 Processors, Intel(R) Xeon(R) E3-1200 V2 Processors, the 2nd Generation Intel(R) CoreTM i3 Processors or the 3rd Generation Intel(R) CoreTM i3 Processors in a UP server platform. The role of the PCH in the Intel(R) Server Board S1200BT is to manage the flow of information between its eleven interfaces, described below: DMI interface to Processor PCI Express* Interface PCI Interface Serial ATA Interface LPC Interface to INTEGRATED BMC and TPM USB host interface SMBus* Host interface Serial Peripheral interface LAN interface ACPI interface 3.4 I/O Sub-system Intel(R) C200 Series PCH provides extensive I/O support. 3.4.1 Digital Media Interface (DMI) Direct Media Interface (DMI) is the chip-to-chip connection between the processor and C202 chipset. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software-transparent, permitting current, and legacy software to operate normally. 3.4.2 PCI Express* Interface The PCI-E configurations for each SKU are defined below: (R) (R) nd (R) With Intel Xeon E3-1200 Processors or the 2 Generation Intel CoreTM i3 Processors on S1200BTL/S1200BTLRM One PCI-E x16 Gen2 connector to be used as a x8 link, two PCI-E x8 Gen2 connectors to be used as a x4 link and one SAS module Gen2 connector to be used as a x4 link connected to the PCI-E ports of the processor. One PCI-E x8 Gen2 connector to be used as x4 link connected to the PC-E ports of PCH. With Intel(R) Xeon(R) E3-1200 V2 Processors or the 3rd Generation Intel(R) CoreTM i3 Processors on S1200BTL/S1200BTLRM One PCI-E x16 Gen3 connector to be used as a x8 link, two PCI-E x8 Gen3 connectors to be used as a x4 link and one SAS module Gen3 connector to be used as a x4 link connected to the PCI-E ports of the processor. One PCI-E x8 Gen2 connector to be used as x4 link connected to the PC-E ports of PCH. With Intel(R) Xeon(R) E3-1200 Processors or the 2nd Generation Intel(R) CoreTM i3 Processors on S1200BTS Revision 2.4 Intel order number G13326-007 23 Functional Architecture o Intel(R)Server Board S1200BT TPS One PCI-E x16 Gen2 connector to be used as x8 link, one PCI-E x8 Gen2 connectors to be used as a x8 link connected to the PCI-E ports of the processor. One PCI-E x8 Gen2 connector to be used as x4 link connected to the PCI-E ports of PCH. With Intel(R) Xeon(R) E3-1200 V2 Processors or the 3rd Generation Intel(R) CoreTM i3 Processors on S1200BTS o One PCI-E x16 Gen3 connector to be used as x8 link, one PCI-E x8 Gen3 connectors to be used as a x8 link connected to the PCI-E ports of the processor. One PCI-E x8 Gen2 connector to be used as x4 link connected to the PCI-E ports of PCH. There is one 32-bit, 33-MHz 5-V PCI slot, common on both SKUs. Compatibility with the PCI addressing model is maintained to ensure all existing applications and drivers operate unchanged. The PCI Express* configuration uses standard mechanisms as defined in the PCI Plug-andPlay specification. The initial recovered clock speed of 1.25 GHz results in 2.5 Gb/s each direction, which provides a 250-MB/s communications channel in each direction (500 MB/s total). This is close to twice the data rate of classic PCI. It is a fact that 8b/10b encoding is used accounts for the 250 MB/s where quick calculations would imply 300 MB/s. The external graphics ports support 5.0 GT/s speed as well. Operating at 5.0 GT/s results in twice as much bandwidth per lane as compared to 2.5 GT/s operation. When operating with two PCI Express* controllers, each controller can operate at either 2.5 GT/s or 5.0 GT/s. The PCI Express* architecture is specified in three layers: Transaction Layer, Data Link Layer, and Physical Layer. The partitioning in the component is not necessarily along these same boundaries. 3.4.3 Serial ATA Support (R) The Intel C200 Series chipset has two integrated SATA host controllers that support independent DMA operation on up to six ports and supports data transfer rates of up to 6.0 Gb/s on up to two ports (Port 0 and 1 Only on S1200BTL/S1200BTLRM) while all ports support rates up to 3.0 Gb/s. The SATA controller contains two modes of operation - a legacy mode using I/O space, and an AHCI mode using memory space. Software that uses legacy mode will not have AHCI capabilities. Software that uses legacy mode does not have Advanced Host Configuration Interface (AHCI) capabilities. The Intel(R) C202 PCH Chipset supports the Serial ATA Specification, Revision 1.0a. The PCH also supports several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0 Specification, Revision 1.0 (AHCI support is required for some elements). The Intel(R) C200 Series chipset PCH provides hardware support for AHCI, a standardized programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices each device is treated as a master - and hardware assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (for example, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware. 24 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Functional Architecture 3.4.3.1 Intel(R)Matrix Storage Technology The Intel(R) C200 Series chipset provides support for Intel(R) Rapid Storage Technology 11.0, providing both AHCI (see above for details on AHCI) and integrated RAID functionality. The RAID capability provides high-performance RAID 0, 1, 5, and 10 functionality up to 6 SATA ports of the PCH. Matrix RAID support is provided to allow multiple RAID levels to be combined on a single set of hard drives, such as RAID 0 and RAID 1 on two disks. Other RAID features include hot spare support, SMART alerting, and RAID 0 auto replace. Software components include an Option ROM for pre-boot configuration and boot functionality, a Microsoft Windows* compatible driver, and a user interface for configuration and management of the RAID capability of PCH. 3.4.4 Low Pin Count (LPC) Interface (R) The Intel C200 Series chipset implements an LPC Interface as described in the LPC 1.1 Specification. The Low Pin Count (LPC) bridge function of the C202 resides in PCI Device 31: Function 0. In addition to the LPC bridge interface function, D31:F0 contains other functional units including DMA, interrupt controllers, timers, power management, system management, GPIO, and RTC. 3.4.5 USB 2.0 Support On the Intel(R) C200 series PCH Chipset, the USB controller functionality is provided by the dual EHCI controllers with an interface for up to ten USB 2.0 ports. All ports are high-speed, fullspeed, and low-speed capable. Four external connectors are located on the back edge of the server board. Two internal 2x5 headers (J1E1 and J1D1) are provided, each supporting two optional USB 2.0 ports. One port on internal smart module connector (J1J2) on Intel(R) Server Board S1200BTL/S1200BTLRM. 3.4.5.1 Native USB Support During the power-on self-test (POST), the BIOS initializes and configures the USB subsystem. The BIOS is capable of initializing and using the following types of USB devices: USB Specification-compliant keyboards. USB Specification-compliant mouse. USB Specification-compliant storage devices that utilize bulk-only transport mechanism. USB devices are scanned to determine if they are required for booting. The BIOS supports USB 2.0 mode of operation, and as such supports USB 1.1 and USB 2.0 compliant devices and host controllers. During the pre-boot phase, the BIOS automatically support the hot addition and hot removal of USB devices and a short beep is emitted to indicate such an action. For example, if a USB device is hot plugged, the BIOS detects the device insertion, initializes the device, and makes it available to the user. During POST, when the USB controller is initialized, it emits a short beep for each USB device in the system as if they were all just "hot added". Only on-board USB controllers are initialized by BIOS. This does not prevent the operating Revision 2.4 Intel order number G13326-007 25 Functional Architecture Intel(R)Server Board S1200BT TPS system from supporting any available USB controllers including add-in cards. 3.4.5.2 Legacy USB Support The BIOS supports PS/2 emulation of USB keyboards and mouse. During POST, the BIOS initializes and configures the root hub ports and searches for a keyboard and/or a mouse on the USB hub and then enables the devices that are recognized. 3.5 Optional Intel(R)SAS RAID Module The Intel(R) Server Board S1200BTL/S1200BTLRM provides a SAS Mezzanine slot (J2H1) for the installation of an optional Intel(R) SAS RAID Module. Once the optional Intel(R) SAS Entry RAID Module is detected, the x4 PCI Express* links from the chipset to the SAS Mezzanine slot. Three modules are supported in these two platforms: AXXRMS2AF040, AXXRMS2LL040, and AXX4SASMOD. 3.6 Optional Intel(R)ROC Module The Intel(R) Server Board S1200BTLRM provides Intel(R) ROC Module support on all PCI-e slots. The list of supported ROC modules may be found at http://www.intel.com/support/motherboards/server/sb/CS-033596.htm. Note: Intel(R) Server Board S1200BTL and S1200BTS do not support PCI-e ROC modules. 3.7 Integrated Baseboard Management Controller The Intel(R) Server Board S1200BTL/S1200BTLRM have the highly integrated single-chip baseboard management controller based on ServerEngines* Pilot III, but Intel(R) Server Board S1200BTS does not have the integrated baseboard management control. This Intel(R) Integrated BMC contains the following integrated subsystems and features. The following is a summary of the BMC management hardware features used by the BMC: 26 400MHz 32-bit ARM9 processor with memory management unit (MMU) Two independent10/100/1000 Ethernet Controllers with RMII (Reduced Media Independent Interface)/RGMII(Reduced Gigabit Media-Independent Interface) support DDR2/3 16-bit interface with up to 800 MHz operation 12 10-bit Analog to Digital Converters 16 fan tachometers Eight Pulse Width Modulators (PWM) Chassis intrusion logic JTAG Master Eight I2C interfaces with master-slave and SMBus* timeout support. All interfaces are SMBus* 2.0 compliant. Parallel general-purpose I/O Ports (16 direct and 32 shared) Serial general-purpose I/O Ports (80 in and 80 out) Three UARTs Platform Environmental Control Interface (PECI) Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Functional Architecture Six general-purpose timers Interrupt controller Multiple SPI flash interfaces NAND/Memory interface 16 mailbox registers for communication between the Integrated BMC and host LPC ROM interface Integrated BMC watchdog timer capability SD/MMC card controller with DMA support LED support with programmable blink rate controls on GPIOs Port 80h snooping capability Secondary Service Processor (SSP), which provides the HW capability of offloading time critical processing tasks from the main ARM core. Figure 13. Integrated BMC Hardware Revision 2.4 Intel order number G13326-007 27 Functional Architecture 3.7.1 Intel(R)Server Board S1200BT TPS Integrated BMC LAN Channels The Integrated BMC supports two RMII/RGMII ports that can be used for communicating with Ethernet devices. One port is used for communication with the on-board NICs and the other one is used for communication with an Ethernet PHY located on an optional add-in card (or equivalent on-board circuitry). 3.7.1.1 Baseboard NICs The baseboard NIC is connected to a single Integrated BMC RMII/RGMII port that is configured for RMII operation. The NC-SI protocol is used for this connection and provides a 100 Mb/s fullduplex multi-drop interface which allows multiple NICs to be connected to the Integrated BMC. The physical layer is based upon RMII, however RMII is a point-to-point bus whereas NC-SI allows one master and up to four slaves. The logical layer (configuration commands) is incompatible with RMII. 3.7.1.2 Dedicated Management Channel An additional LAN channel dedicated to Integrated BMC usage and not available to host SW is supported through an optional add-in card. There is only a PHY device present on the add-in card. The Integrated BMC has a built-in MAC module that uses the RGMII interface to link with the card's PHY. Therefore, for this dedicated management interface, the PHY and MAC are located in different devices. The PHY on the card connects to the Integrated BMC's other RMII/RGMII interface (that is the one that is not connected to the baseboard NICs). This Integrated BMC port is configured for RGMII usage. In addition to the use of an add-in card for a dedicated management channel, on systems that support multiple Ethernet ports on the baseboard, the system BIOS provides a setup option to allow one of these baseboard ports to be dedicated to the Integrated BMC for manageability purposes. When this is enabled, that port is hidden from the OS. 3.7.1.3 Concurrent Server Management Use of Multiple Ethernet Controllers Provided the HW supports a management link between the Integrated BMC and a NIC port, the Integrated BMC FW supports concurrent OOB LAN management sessions for one on-board NIC and the optional dedicated add-in management NIC combinations. All NIC ports must be on different subnets for the above concurrent usage models. MAC addresses are assigned for management NICs from a pool of up to three MAC addresses allocated specifically for manageability. The total number of MAC addresses in the pool is dependent on the product HW constraints (for example, a board with two NIC ports available for manageability would have a MAC allocation pool of two addresses). For these channels, support can be enabled for IPMI-over-LAN and DHCP. For security reasons, embedded LAN channels have the following default settings: IP Address: Static All users disabled IPMI-enabled network interfaces may not be placed on the same subnet. This includes the Intel(R) Dedicated Management NIC and either of the BMC's embedded network interfaces. 28 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Functional Architecture Host-BMC communication over the same physical LAN connection - also known as "loopback" - is not supported. This includes "ping" operations. 3.7.2 Optional RMM4 Advanced Management Board On the Intel(R) Server Board S1200BTL/S1200BTLRM provides RMM4 module. Give the customer the option to add a dedicated management 100 Mbit LAN interface to the product. Provide additional flash space, enabling the Advanced Management functions to support WS-MAN and CIMON. Table 8. Optional RMM4 Advanced Management Board Features Feature Description KVM Redirection Remote console access through keyboard, video, and mouse redirection over LAN. USB Media Redirection Remote USB media access over LAN. WS-MAN Full SMASH profiles for WS-MAN based consoles. 3.7.3 Serial Ports The server board provides two serial ports: an external DB9 serial port connector and an internal DH-10 serial header. The rear DB9 Serial A port is a fully functional serial port that can support any standard serial device. The Serial B port is an optional port accessed through a nine-pin internal DH-10 header (J1B1 on S1200BTL/S1200BTLRM; J8A1 on S1200BTS). You can use a standard DH-10 to DB9 cable to direct serial A port to the rear of a chassis. The serial B interface follows the standard RS-232 pin-out as defined in the following table: Table 9. Serial B Header (J1B2 on S1200BTL/S1200BTLRM or J8A1 on S1200BTS) Pin-out Pin 1 2 3 4 5 6 7 8 9 3.7.4 Signal Name DCD DSR RX RTS TX CTS DTR RI GND Serial Port B Header Pin-out Floppy Disk Controller The server board does not support a floppy disk controller interface. However, the system BIOS recognizes USB floppy devices. Revision 2.4 Intel order number G13326-007 29 Functional Architecture 3.7.5 Intel(R)Server Board S1200BT TPS Keyboard and Mouse Support The server board does not support PS/2 interface keyboards and mouse. However, the system BIOS recognizes USB specification-compliant keyboard and mouse. 3.7.6 Wake-up Control The super I/O contains functionality that allows various events to power on and power off the system. 3.8 Graphic Support 3.8.1 Intel(R)Server Board S1200BTL/S1200BTLRM The server board includes on-board Emulex* LLC Pilot III* controller with 128MB DDR3 memory in which 8MB is usable\accessible memory for graphic display functions. 3.8.1.1 Video Modes The integrated video controller supports all standard IBM VGA modes. The following table shows the 2D modes supported for both CRT and LCD: Table 10. Video Modes 2D Mode 640 x 480 800 x 600 1024 x 768 1152 x 852 1280 x 1024 1600 x 1200 3.8.1.2 Refresh rate 60, 70, 72, 75, 85, 90, 100, and 200 60, 70, 72, 75, 85, 90, 100,120, and 160 60, 70, 72, 75, 85, 90, and 100 43, 47, 60, 70, 75, 80, and 85 60, 70, 74, and 75 52 8bpp Supported 16bpp Supported 32bpp Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Supported Dual Video The BIOS supports both single-video and dual-video modes. The dual-video mode is disabled by default. 30 In the single mode (dual monitor video = disabled), the on-board video controller is disabled when an add-in video card is detected. In single mode, the onboard video controller is disabled when an add-in video card is detected. In dual mode, the onboard video controller is enabled and is the primary video device. The external video card is allocated resources and is considered the secondary video device. When KVM is enabled in Integrated BMC FW, dual video is enabled. Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Functional Architecture Table 11. Dual Video Modes Onboard Video Dual Monitor Video 3.8.2 Enabled Disabled Enabled Disabled Onboard video controller. Warning: System video is completely disabled if this option is disabled and an add-in video adapter is not installed. If enabled, both the onboard video controller and an add-in video adapter are enabled for system video. The onboard video controller becomes the primary video device. Video for Intel(R)Server Board S1200BTS SM712 is a video chip from Silicon Motion, Inc*. (SMI). It is one in SMI's LynxEM* family. It is PCI 2.1 compliant with the standard PCI 33MHz and 66 MHz PCI Master/Slave interface. 3.9 33 MHz and 66 MHz PCI Master/Slave interface PCI 2.1 compliant Memory control is provided for the 4MB internal memory Support 640x480, 800x600, 1024x768 resolution, and up to 85Hz Dual Video mode is supported. Network Interface Controller (NIC) The Intel(R) Server Board S1200BT supports two network interfaces; One is provided from the onboard Intel(R) 82574L GbE PCI Express* network controller; the other is the onboard Intel(R) 82579 Gigabit Network controller. 3.9.1 Gigabit Ethernet Controller 82574L The 82574 family (82574L and 82574IT) are single, compact, low-power components that offer a fully-integrated Gigabit Ethernet Media Access Control (MAC) and Physical Layer (PHY) port. The 82574 uses the PCI Express* architecture and provides a single-port implementation in a relatively small area so it can be used for server and client configurations as a LAN on Motherboard (LOM) design. External interfaces provided on the 82574: PCIe Rev. 2.0 (2.5 GHz) x1 MDI (Copper) standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASETX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab) NC-SI or SMBus* connection to a Manageability Controller (MC) EEE 1149.1 JTAG (note that BSDL testing is NOT supported) 3.9.2 Gigabit Ethernet PHY 82579 The 82579 is a single port Gigabit Ethernet Physical Layer Transceiver (PHY). It connects to the Intel(R) C200 series Chipset's integrated Media Access Controller (MAC) through a dedicated interconnect. The 82579 supports operation at 1000/100/10 Mb/s data rates. The PHY circuitry provides a standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab). The 82579 also supports the Energy Efficient Ethernet (EEE) 802.az specification. The 82579 operates with the Platform Controller Hub (PCH) chipset that incorporates the MAC and interfaces with its integrated LAN controller through two interfaces: PCIe-based and Revision 2.4 Intel order number G13326-007 31 Functional Architecture Intel(R)Server Board S1200BT TPS SMBus*. The PCIe (main) interface is used for all link speeds when the system is in an active state (S0) while the SMBus* is used only when the system is in a low power state (Sx). In SMBus* mode, the link speed is reduced to 10 Mb/s (dependent on low power options). The PCIe interface incorporates two aspects: a PCIe SerDes (electrically) and a custom logic protocol. 3.9.3 MAC Address Definition (R) Each Intel Server Board S1200BTL/S1200BTLRM have the following four MAC addresses assigned to it at the Intel(R) factory: NIC 1 MAC address NIC 2 MAC address - Assigned the NIC 1 MAC address +1 Integrated BMC LAN Channel MAC address - Assigned the NIC 1 MAC address +2 (R) Intel Remote Management Module 4 dedicated NIC MAC address - Assigned the NIC 1 MAC address +3 Each Intel(R) Server Board S1200BTS has the following two MAC addresses assigned to it at the Intel(R) factory: NIC 1 MAC address NIC 2 MAC address - Assigned the NIC 1 MAC address +1 3.10 Intel(R)I/O Acceleration Technolgy 2 (Intel(R)I/OAT2) Intel(R) I/O AT2 is not supported. 3.10.1 Direct Cache Access (DCA) Direct Cache Access (DCA) is not supported on Intel(R) Xeon(R) Processor E3-1200 Series. 3.11 Intel(R)Virtualization Technology for Directed I/O (Intel(R)VT-d) The Intel(R) C202 chipset provides hardware support for implementation of Intel(R) Virtualization Technology with Directed I/O (Intel(R) VT-d). Intel(R) VT-d Technology consists of technology components that support the virtualization of platforms based on Intel(R) Architecture Processors. Intel(R) VT-d technology enables multiple operating systems and applications to run in independent partitions. A partition behaves like a virtual machine (VM) and provides isolation and protection across partitions. Each partition is allocated its own subset of host physical memory. Note: If the setup options are changed to enable or disable the Virtualization Technology setting in the processor, the user must perform an AC power cycle for the changes to take effect. 3.12 TPM (Trusted Platform Module) There is one TPM module connector. The detail information is listed below: Embedded TPM 1.2 firmware 33-MHz Low Pin Count (LPC) interface V1.1 Compliant with TCG PC client specific TPM Implementation Specification (TIS) V1.2 For the detail Intel(R) TPM module, please refer to TPM Module User Guide. 32 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Revision 2.4 Functional Architecture Intel order number G13326-007 33 Platform Management 4. Intel(R)Server Board S1200BT TPS Platform Management This chapter is only for The Intel(R) Server Board S1200BTL/S1200BTLRM. The platform management subsystem is based on the Integrated BMC features of the ServerEngines* Pilot III. The onboard platform management subsystem consists of communication buses, sensors, system BIOS, and server management firmware. The following diagram provides an overview of the Server Management Bus (SMBUS*) architecture used on this server board. MM[0] Voltage Translation IPMB (3.3V STBY) IPMB (5V STBY) M/S IPMB Connector MM[1] Sensor (3.3V STBY) S BB sensor2 S S Front-Panel Front-Panel FRU: 0xAE Temp: 0x9E Temp: 0x98 MM[2] S S S BB Sensor3 BB Sensor4 BB Optional sensor 5 Temp: 0x9A Temp: 0x9C Temp: 0x96 Temp: 0x94 PCI (3.3V STBY) S PCI/PCIe Slots MM[3] S BB Sensor1 Note: This sensor5 address is optional only reserved for possible Thermal management on certain board such as IronPass Note: The SMBus to PCIE slot connection is reserved for certain cased which will use it for GPU management. Host (3.3V STBY) ISOLATION Host (3.3V Main) S Nuvoton LOT6 0x6C CK-MNG 0xD0 IBMC MM[4] S LCP 0x22 S S MM MM CK420BQ 0xD2 DB1900Z 0xD8 XDP 0 N/A XDP 1 N/A SMLink0 @ 400kHz (3.3V STBY) S Lewsville 0xC8 (Bromollow) MM[5] HSBP (3.3V STBY) M/S ISOLATION S S HSBP1 PSOC 0xD0 Temp: 0x90 FRU: 0xA0 HSBP2 PSOC 0xD6 Temp: 0x96 FRU: 0xA6 S PCH 0x88 (0x88 is default for SSB) HSBP3 PSOC 0xD4 Temp: 0x94 FRU: 0xA4 MM[6] S MM/S[7] S S Riser1 Riser2 rIOM SAS Module FRU: 0xA0 FRU: 0xA2 S FRU: 0xA4 FRU: 0xA6 Temp: 0x90 Temp: 0x92 Temp: 0x94 Temp: 0x96 MM[0] 0xTBD PMBus (3.3V STBY) 0- STUFFED SMLink1 @ 100kHz (3.3V STBY) S PMBus PS 0 FRU: 0xA0 / Device: 0xB0 S ME MM/S[1] 0xTBD PATSBURG -A/D PMBus PS 1 FRU: 0xA2 / Device: 0xB2 S SMBus Slave (Main) M/S SMBus Master (Main) MM SMBus Multi-Master (Main) MM/S SMBus Multi-Master (Standby) S SMBus Slave (Standby) Figure 14. Server Management Bus (SMBUS*) Block Diagram 34 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 4.1 Platform Management Feature Support 4.1.1 IPMI 2.0 Features Baseboard management controller (BMC) IPMI Watchdog timer Messaging support, including command bridging and user/session support Chassis device functionality, including power/reset control and BIOS boot flags support Event receiver device: The BMC receives and processes events from other platform subsystems Field replaceable unit (FRU) inventory device functionality: The BMC supports access to system FRU devices using IPMI FRU commands System event log (SEL) device functionality: The BMC supports and provides access to a SEL Sensor data record (SDR) repository device functionality: The BMC supports storage and access of system SDRs Sensor device and sensor scanning/monitoring: The BMC provides IPMI management of sensors. It polls sensors to monitor and report system health IPMI interfaces o Host interfaces include system management software (SMS) with receive message queue support, and server management mode (SMM) o IPMB interface o LAN interface that supports the IPMI-over-LAN protocol (RMCP and RMCP+) Serial-over-LAN (SOL) ACPI state synchronization: The BMC tracks ACPI state changes that are provided by the BIOS BMC self-test: The BMC performs initialization and run-time self-tests and makes results available to external entities Please see the Intelligent Platform Management Interface Specification Second Generation v2.0 for detail information. 4.1.2 Non-IPMI Features The BMC supports the following non-IPMI features. This list does not preclude support for future enhancements or additions. In-circuit BMC firmware update Fault resilient booting (FRB): FRB2 is supported by the watchdog timer functionality Chassis intrusion detection Basic fan control using TControl version 2 SDRs Power supply redundancy monitoring and support Hot-swap fan support Acoustic management: Support for multiple fan profiles Signal testing support: The BMC provides test commands for setting and getting platform signal states Revision 2.4 Intel order number G13326-007 35 Platform Management Intel(R)Server Board S1200BT TPS The BMC generates diagnostic beep codes for fault conditions System GUID storage and retrieval Front panel management: The BMC controls the system status LED and chassis ID LED. It supports secure lockout of certain front panel functionality and monitors button presses. The chassis ID LED is turned on using a front panel button or a command. Power state retention Power fault analysis Intel(R) Light-Guided Diagnostics Power unit management: Support for power unit sensor. The BMC handles power-good dropout conditions DIMM temperature monitoring: New sensors and improved acoustic management using closed-loop fan control algorithm taking into account DIMM temperature readings Address Resolution Protocol (ARP): The BMC sends and responds to ARPs (supported on embedded NICs) Dynamic Host Configuration Protocol (DHCP): The BMC performs DHCP (supported on embedded NICs) Platform environment control interface (PECI) thermal management support E-mail alerting Embedded web server Integrated KVM Integrated Remote Media Redirection Local Directory Access Protocol (LDAP) support Intel(R) Intelligent Power Node Manager support 4.1.3 New Manageability Features This generation server products offer a number of changes and additions to the manageability features that are supported on the previous generation of servers. The following is a list of the more significant changes that are common to this generation servers: 36 Sensor and SEL logging additions/enhancements (for example, additional thermal monitoring capability, better isolation of faults to the FRU level) Embedded platform debug feature which allows capture of detailed data for later analysis by Intel(R) engineering Provisioning and inventory enhancements: o Signed Firmware (improved security) o Inventory data/system information export (partial SMBIOS table) Enhancements to fan speed control DCMI 1.0 compliance Support for embedded web server UI in Basic Manageability feature set Enhancements to embedded web server o Human-readable SEL o Additional system configurability Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Platform Management o Additional system monitoring capability o Enhanced on-line help Enhancements to KVM redirection o Support for higher resolution Management support for PMBus* rev1.2 compliant power supplies Integrated BMC firmware reliability enhancements: o 4.2 Redundant Integrated BMC boot blocks to avoid possibility of a corrupted boot block resulting in a scenario that prevents a user from updating the Integrated BMC Basic and Optional Advanced Management Features This section explains the advanced management features supported by the Integrated Baseboard Management Controller (Integrated BMC) firmware. This section explains the advanced management features supported by the BMC firmware. Table 12 lists basic and advanced feature support. Individual features may vary by platform. For more information, refer to Appendix D. Table 12. Basic and Advanced Management Features Feature IPMI 2.0 Feature Support In-circuit BMC Firmware Update FRB 2 Chassis Intrusion Detection Fan Redundancy Monitoring Hot-Swap Fan Support Acoustic Management Diagnostic Beep Code Support Power State Retention ARP/DHCP Support PECI Thermal Management Support E-mail Alerting Embedded Web Server SSH Support Integrated KVM Integrated Remote Media Redirection Local Directory Access Protocol (LDAP) (R) Intel Intelligent Power Node Manager Support*** SMASH CLP Basic* X X Advanced** X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X * Basic management features provided by Integrated BMC (R) **Advanced management features available with optional Intel Remote Management Module 4 (R) ***Intel Intelligent Power Node Manager Support requires PMBus*-compliant power supply Revision 2.4 Intel order number G13326-007 37 Platform Management 4.2.1 Intel(R)Server Board S1200BT TPS Enabling Advanced Management Features The Advanced management features are to be delivered as part of the Integrated BMC firmware image. The Integrated BMC's baseboard SPI flash contains code/data for both the Basic and Advanced features. An optional add-in card Intel(R) RMM4-lite is used as the activation mechanism. When the Integrated BMC firmware initializes, it attempts to access the Intel(R) RMM4-lite. If the attempt to access Intel(R) RMM4-lite is successful, then the Integrated BMC activates the advanced features. Advanced manageability features are supported over all NIC ports enabled for server manageability. This includes baseboard NICs as well as the LAN channel provided by the optional Dedicated NIC add-in card. There are two RMM4 SKUs: Intel(R) RMM4-lite - Advance features enabled but no dedicated management NIC. Intel(R) RMM4 - Advance features enabled with a dedicated management NIC. It is a package that contains two modules: Intel(R) Dedicated Server Management NIC and Intel(R) RMM4-lite. 4.2.2 Keyboard, Video, and Mouse (KVM) Redirection The BMC firmware supports keyboard, video, and mouse redirection (KVM) over LAN. This feature is available remotely from the embedded web server as a Java* applet. This feature is enabled when the Intel(R) RMM4 is present. The client system must have a Java* Runtime Environment (JRE) version 5.0 or later to run the KVM or media redirection applets. The Integrated BMC supports an embedded KVM application (Remote Console) that can be launched from the embedded web server from a remote console. USB1.1 or USB 2.0 based mouse and keyboard redirection are supported. It is also possible to use the KVM-redirection (KVM-r) session concurrently with media-redirection (media-r). This feature allows a user to interactively use the keyboard, video, and mouse (KVM) functions of the remote server as if the user were physically at the managed server. The KVM-redirection feature automatically senses video resolution for best possible screen capture and provides high-performance mouse tracking and synchronization. It allows remote viewing and configuration in pre-boot POST and BIOS setup, once BIOS has initialized video. Other attributes of this feature include: Encryption of the redirected screen, keyboard, and mouse Compression of the redirected screen 4.2.2.1 Remote Console The Remote Console is the redirected screen, keyboard and mouse of the remote host system. To use the Remote Console window of your managed host system, the browser must include a Java* Runtime Environment plug-in. If the browser has no Java* support, such as with a small handheld device, the user can maintain the remote host system using the administration forms displayed by the browser. The Remote Console window is a Java* Applet that establishes TCP connections to the Integrated BMC. The protocol that is run over these connections is a unique KVM protocol and 38 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Platform Management not HTTP or HTTPS. This protocol uses ports #7578 for KVM, #5120 for CDROM media redirection, and #5123 for Floppy/USB media redirection (both supporting encryption). 4.2.2.2 Performance The remote display accurately represents the local display. The feature adapts to changes to the video resolution of the local display and continues to work smoothly when the system transitions from graphics to text or vice-versa. The responsiveness may be slightly delayed depending on the bandwidth and latency of the network. Enabling KVM and/or media encryption will degrade performance. Enabling video compression provides the fastest response while disabling compression provides better video quality. For the best possible KVM performance, a 2Mb/sec link or higher is recommended. The redirection of KVM over IP is performed in parallel with the local KVM without affecting the local KVM operation. 4.2.2.3 Security The KVM redirection feature supports multiple encryption algorithms, including RC4 and AES. The actual algorithm that is used is negotiated with the client based on the client's capabilities. 4.2.2.4 Availability The remote KVM session is available even when the server is powered-off (in stand-by mode). No re-start of the remote KVM session shall be required during a server reset or power on/off. An Integrated BMC reset (for example, due to an Integrated BMC Watchdog initiated reset or Integrated BMC reset after Integrated BMC firmware update) will require the session to be reestablished. KVM sessions persist across system reset, but not across an AC power loss. 4.2.2.5 Timeout The remote KVM session will automatically timeout after a configurable amount of time (30 minutes is the default). The default inactivity timeout is 30 minutes, but may be changed through the embedded web server. Remote KVM activation does not disable the local system keyboard, video, or mouse. Remote KVM is not deactivated by local system input, unless the feature is disabled locally. 4.2.2.6 Usage As the server is powered up, the remote KVM session displays the complete BIOS boot process. The user is able interact with BIOS setup, change and save settings as well as enter and interact with option ROM configuration screens. At least two concurrent remote KVM sessions are supported. It is possible for at least two different users to connect to same server and start remote KVM sessions Revision 2.4 Intel order number G13326-007 39 Platform Management 4.2.3 Intel(R)Server Board S1200BT TPS Media Redirection The embedded web server provides a Java* applet to enable remote media redirection. This may be used in conjunction with the remote KVM feature, or as a standalone applet. The media redirection feature is intended to allow system administrators or users to mount a remote IDE or USB CD-ROM, floppy drive, or a USB flash disk as a remote device to the server. Once mounted, the remote device appears just like a local device to the server, allowing system administrators or users to install software (including operating systems), copy files, update BIOS, and so on, or boot the server from this device. The following capabilities are supported: 40 The operation of remotely mounted devices is independent of the local devices on the server. Both remote and local devices are useable in parallel. Either IDE (CD-ROM, floppy) or USB devices can be mounted as a remote device to the server. It is possible to boot all supported operating systems from the remotely mounted device and to boot from disk IMAGE (*.IMG) and CD-ROM or DVD-ROM ISO files. See the Tested/supported Operating System List for more information. Media redirection shall support redirection for a minimum of two virtual devices concurrently with any combination of devices. As an example, a user could redirect two CD or two USB devices. The media redirection feature supports multiple encryption algorithms, including RC4 and AES. The actual algorithm that is used is negotiated with the client based on the client's capabilities. A remote media session is maintained even when the server is powered-off (in standby mode). No restart of the remote media session is required during a server reset or power on/off. An Integrated BMC reset (for example, due to an Integrated BMC reset after Integrated BMC firmware update) will require the session to be re-established The mounted device is visible to (and useable by) managed system's OS and BIOS in both pre-boot and post-boot states. The mounted device shows up in the BIOS boot order and it is possible to change the BIOS boot order to boot from this remote device. It is possible to install an operating system on a bare metal server (no OS present) using the remotely mounted device. This may also require the use of KVM-r to configure the OS during install. USB storage devices will appear as floppy disks over media redirection. This allows for the installation of device drivers during OS installation. If either a virtual IDE or virtual floppy device is remotely attached during system boot, both the virtual IDE and virtual floppy are presented as bootable devices. It is not possible to present only a single-mounted device type to the system BIOS. Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 4.2.3.1 Platform Management Availability The default inactivity timeout is 30 minutes and is not user-configurable. Media redirection sessions persist across system reset but not across an AC power loss or BMC reset. 4.2.3.2 Network Port Usage The KVM and media redirection features use the following ports: 5120 - CD Redirection 5123 - FD Redirection 5124 - CD Redirection (Secure) 5127 - FD Redirection (Secure) 7578 - Video Redirection 7582 - Video Redirection (Secure) 4.2.4 Embedded Web server Integrated BMC Base manageability provides an embedded web server and an OEMcustomizable web GUI which exposes the manageability features of the Integrated BMC base feature set. It is supported over all on-board NICs that have management connectivity to the Integrated BMC as well as an optional dedicated add-in management NIC. At least two concurrent web sessions from up to two different users is supported. The embedded web user interface shall support the following client web browsers: Microsoft Internet Explorer 7.0* Microsoft Internet Explorer 8.0* Microsoft Internet Explorer 9.0* Mozilla Firefox 3.0* Mozilla Firefox 3.5* Mozilla Firefox 3.6* The embedded web user interface supports strong security (authentication, encryption, and firewall support) since it enables remote server configuration and control. The user interface presented by the embedded web user interface shall authenticate the user before allowing a web session to be initiated. Encryption using 128-bit SSL is supported. User authentication is based on user id and password. The GUI presented by the embedded web server authenticates the user before allowing a web session to be initiated. It presents all functions to all users but grays-out those functions that the user does not have privilege to execute. (For example, if a user does not have privilege to power control, then the item shall be displayed in grey-out font in that user's UI display). The web GUI also provides a launch point for some of the advanced features, such as KVM and media redirection. These features are grayed out in the GUI unless the system has been updated to support these advanced features. Revision 2.4 Intel order number G13326-007 41 Platform Management Intel(R)Server Board S1200BT TPS A partial list of additional features supported by the web GUI includes: Presents all the Basic features to the users. Power on/off/reset the server and view current power state. Virtual front panel display and overall system health. Provides embedded firmware version information. Configuration of various IPMI parameters (LAN parameters, users, passwords, and so on). Configuration of alerting (SNMP and SMTP). Display system asset information for the product, board, and chassis. Display of BMC-owned sensors (name, status, current reading, and enabled thresholds), including color-code status of sensors. Automatic refresh of sensor data with a configurable refresh rate. On-line help. Display/clear SEL (display is in easily understandable human readable format). Supports major industry-standard browsers (Internet Explorer and Mozilla Firefox*). Automatically logs out after user-configurable inactivity period. The GUI session automatically times-out after a user-configurable inactivity period. By default, this inactivity period is 30 minutes. Embedded Platform Debug feature - Allow the user to initiate a "diagnostic dump" to a file that can be sent to Intel(R) for debug purposes. Display of power statistics (current, average, minimum, and maximum) consumed by the server. 4.2.5 Embedded Platform Debug The Embedded Platform Debug feature supports capturing low-level diagnostic data (applicable MSRs, PCI configuration-space registers, and so on). This feature allows a user to export this data into a file that is retrievable through the embedded web GUI, as well as through host and remote IPMI methods, for the purpose of sending to an Intel(R) engineer for an enhanced debugging capability. The files are compressed, encrypted, and password protected. The file is not meant to be viewable by the end user but rather to provide additional debugging capability to an Intel(R) support engineer. A list of data that may be captured using this feature includes but is not limited to: 1. Platform sensor readings - This includes all "readable" sensors that can be accessed by the Integrated BMC firmware and have associated SDRs populated in the SDR repository. This does not include any "event-only" sensors. (All BIOS sensors and some Integrated BMC and ME sensors are "event-only"; meaning that they are not readable using an IPMI Get Sensor Reading command but rather are used just for event logging purposes). 42 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Platform Management 2. SEL - The current SEL contents are saved in both hexadecimal and text format. 3. CPU/memory register data useful for diagnosing the cause of the following system errors: CATERR, ERR[2], SMI timeout, PERR, and SERR. The debug data is saved and time-stamped for the last three occurrences of the error conditions. a. PCI error registers b. MSR registers c. MCH registers 4. Integrated BMC configuration data 5. Integrated BMC firmware debug log (also known as SysLog) - Captures firmware debug messages. 4.2.6 Data Center Management Interface (DCMI) DCMI is an IPMI-based standard that builds upon a set of required IPMI standard commands by adding a set of DCMI-specific IPMI OEM commands. BTP1200-LC platform will support DCMI 1.0 specification. 4.2.7 Local Directory Authentication Protocol (LDAP) The Lightweight Directory Access Protocol (LDAP) is an application protocol supported by the Integrated BMC for the purpose of authentication and authorization. The Integrated BMC user connects with an LDAP server for login authentication. This is only supported for non-IPMI logins including the embedded web UI and SM-CLP. IPMI users/passwords and sessions are not supported over LDAP. LDAP can be configured (IP address of LDAP server, port, and so on) through the Integrated BMC's Embedded Web UI. LDAP authentication and authorization is supported over the any NIC configured for system management. The BMC uses a standard Open LDAP implementation for Linux*. 4.3 Thermal Control 4.3.1 Memory Thermal Throttling The system shall support thermal management through open loop throttling (OLTT) or static closed loop throttling (CLTT) of system memory based on availability of valid temperature sensors on the installed memory DIMMs. The Integrated Memory Controller (IMC) dynamically changes throttling levels to cap throttling based on memory and system thermal conditions as determined by the system and DIMM power and thermal parameters. Support for CLTT on mixed-mode DIMM populations (that is, some installed DIMMs have valid temp sensors and some do not) is not supported. The Integrated BMC fan speed control functionality is related to the memory throttling mechanism used. The following terminology is used for the various memory throttling options: Static Open Loop Thermal Throttling (Static-OLTT): OLTT control registers are configured by BIOS MRC remain fixed after post. The system does not change any of the throttling control registers in the embedded memory controller during runtime. Revision 2.4 Intel order number G13326-007 43 Platform Management Intel(R)Server Board S1200BT TPS Static Closed Loop Thermal Throttling (Static-CLTT): CLTT control registers are configured by BIOS MRC during POST. The memory throttling is run as a closed-loop system with the DIMM temperature sensors as the control input. Otherwise, the system does not change any of the throttling control registers in the embedded memory controller during runtime. 4.3.2 Fan Speed Control BIOS and BMC software work cooperatively to implement system thermal management support. During normal system operation, the BMC will retrieve information from the BIOS and monitor several platform thermal sensors to determine the required fan speeds. In order to provide the proper fan speed control for a given system configuration, the BMC must have the appropriate platform data programmed. Platform configuration data is programmed using the FRUSDR utility during the system integration process and by System BIOS during run time. 4.3.2.1 System Configuration Using the FRUSDR Utility The Field Replaceable Unit and Sensor Data Record Update Utility (FRUSDR utility) is a program used to write platform-specific configuration data to NVRAM on the server board. It allows the user to select which supported chassis (Intel(R) or non-Intel(R)) and platform chassis configuration is used. Based on the input provided, the FRUSDR writes sensor data specific to the configuration to NVRAM for the BMC controller to read each time the system is powered on. 4.4 4.4.1 Intel(R)Intelligent Power Node Manager Overview Power management deals with requirements to manage processor power consumption and manage power at the platform level to meet critical business needs. Node Manager (NM) is a platform resident technology that enforces power capping and thermal-triggered power capping policies for the platform. These policies are applied by exploiting subsystem knobs (such as processor P and T states) that can be used to control power consumption. NM enables data center power management by exposing an external interface to management software through which platform policies can be specified. It also implements specific data center power management usage models such as power limiting, and thermal monitoring. The NM feature is implemented by a complementary architecture utilizing the ME, Integrated BMC, BIOS, and an ACPI-compliant OS. The ME provides the NM policy engine and power control/limiting functions (referred to as Node Manager or NM) while the Integrated BMC provides the external LAN link by which external management software can interact with the feature. The BIOS provides system power information utilized by the NM algorithms and also exports ASL code used by OSPM for negotiating processor P and T state changes for power limiting. PMBus*-compliant power supplies provide the capability to monitoring input power consumption, which is necessary to support NM. The NM architecture applicable to this generation of servers is defined by the NPTM Architecture Specification v2.0. NPTM is an evolving technology that is expected to continue to add new capabilities that will be defined in subsequent versions of the specification. The ME NM implements the NPTM policy engine and control/monitoring algorithms defined in the NPTM specification. 44 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 4.4.2 Platform Management Features NM provides feature support for policy management, monitoring, and querying, alerts and notifications, and an external interface protocol. The policy management features implement specific IT goals that can be specified as policy directives for NM. Monitoring and querying features enable tracking of power consumption. Alerts and notifications provide the foundation for automation of power management in the data center management stack. The external interface specifies the protocols that must be supported in this version of NM. The table below summarizes the feature support for NM 2.0: Table 13. NM Features Task Capabilities and Features Platform power monitoring Monitor Power and Thermal 2.0 Thermal monitoring and thermal policy support Processor package power monitoring Memory power monitoring Power limiting policy support Processor power limiting Control Power Utilization Platform Memory power limiting Dynamic core allocation (runtime core-idling) Configure core power off at boot time Configure power-optimized boot at boot time Concurrent policies Delegate Power and Thermal Policy Limit power upon power excursion (OS operational) Reduce power consumption to prevent tripping DC circuit breaker Revision 2.4 Power supply optimization technologies (SmaRT and CLST) used to limit power consumption to reduce demand on power supplies in specific scenarios. IPMI-based commands over SMBus* (monitoring, control and alert) Interfaces Reduce power upon temperature excursion Limit power even when OS is not operational (OS failure) Avoid Triggering HW Protection PECI Proxy and Pass-Through (this feature is also available on the ME Si-Enabling firmware) Power telemetry from Integrated BMC or from PMBus*-compliant power supplies Note: EPSD systems have ME get power data directly from power supplies Intel order number G13326-007 45 Platform Management 4.4.3 Intel(R)Server Board S1200BT TPS Role of Integrated BMC in NM This section summarizes the Integrated BMC role in the NM feature implementation. 4.4.3.1 External Communications Link The Integrated BMC provides the access point for remote commands from external management software and generates alerts to that software. The ME plays the role of an IPMI satellite controller that communicates to the Integrated BMC over a secondary IPMB. There are mechanisms to forward commands to ME and send response back to originator. Similarly events generated by ME to the Integrated BMC (through IPMB) have to be sent by the Integrated BMC to the external software over the LAN link. It is the responsibility of Integrated BMC to implement these mechanisms for communication with Node Manager (NM). 4.4.3.1.1 Command Passing Through Integrated BMC External software wishing to communicate with the NM will send `bridged' IPMI commands to Integrated BMC. This will be in the form an IPMI packet encapsulated in another packet, following standard IPMI bridging as described in the IPMI 2.0 Specification. Integrated BMC forwards the encapsulated command it to NM engine on the ME and returns the response to the sender. Due to the fact that some of the NM commands have potential for performance limiting and system shut-down, the Integrated BMC firmware enforce an administrator privilege for any commands bridged to the ME. 4.4.3.1.2 Alerting Alerts may be sent from the NM in the ME to the external software by one of two different methods depending on the nature of the alert. Alerts that signify fault conditions that should be recorded in the system SEL will be sent to the Integrated BMC by the ME using the IPMI Platform Event Message command. The Integrated BMC deposits such events into the SEL. The external software must configure the Integrated BMC's PEF and alerting features to then send that event out as an IPMI LAN alert, directed to the software application over the LAN link. Alerts that provide useful notification to the external software for NM management, but do not represent significant fault conditions that need to be put into the SEL, will be sent to the Integrated BMC using the IPMI Alert Immediate command. This requires that the external software application provide the NM on the ME with the alert destination and alert string information needed to properly form and send the alert. The external software must first properly configure the alert destination and string in the Integrated BMC LAN configuration using standard IPMI commands, then provide the associated selectors to the Integrated BMC using the Set Node Manager Alert Destination OEM command. 4.4.3.2 BIOS-Integreated BMC-ME Communication In this generation of platforms, the BIOS communicates directly with the ME through HECI. 46 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Server Management Capability for Intel(R)Server Board S1200BTS 5. Server Management Capability for Intel(R)Server Board S1200BTS 5.1 Supper I/O 5.1.1 Key Features of supper I/O The W83627DHG-P is from the Nuvoton*'s Super I/O product line. This family features the LPC (Low Pin Count) interface. This interface is more economical than its ISA counterpart. It has approximately 40 pins less, yet it provides as great performance. In addition, the improvement allows even more efficient operation of software, BIOS, and device drivers. The W83627DHG-P provides the following key features: Meet LPC Spec. 1.01 Integrated hardware monitor functions Support ACPI (Advanced Configuration and Power Interface) Support up to 2 16550-compatible UARTs ports 8042-based keyboard controller Smart Fan control system Five fan-speed monitoring inputs Four fan-speed controls GPIO Support PECI 1.0 and 1.1a Specifications Revision 2.4 Intel order number G13326-007 47 BIOS User Interface Intel(R)Server Board S1200BT TPS 6. BIOS User Interface 6.1 BIOS POST Initialization 6.1.1 BIOS Revision Identification 6.1.1.1 BIOS ID String The BIOS Identification string is used to uniquely identify the revision of the BIOS being used on the server. The BIOS ID string is displayed on the Power On Self-Test (POST) diagnostic screen and in Setup and System Management BIOS (SMBIOS) structures. The BIOS ID string is formatted as follows: 6.1.1.2 BoardFamilyID.OEMID.MajorVer.RelRev.RelNum.BuildDateTime Where: BoardFamilyID = String name for to identify board family. - S1200BT is used to identify BIOS builds for S1200BT server boards. OEMID = Three-character OEM BIOS Identifier, to identify the board BIOS owner. Changed only if and when BIOS Development management authorizes a BIOS program for a specific OEM customer. - 86B is used for BIOS Releases. MajorVer = Major Version, two decimal digits 01-99 which are changed only to identify major hardware or functionality changes that affect BIOS compatibility between boards. - 01 is the starting BIOS Major Version for all platforms. This designation can change only at the discretion of BIOS Development management. RelRev = Release Revision, two decimal digits 00-99 which are changed to identify specific point releases or branches based on a given BIOS Release but with targeted minor fixes or special-purpose differences in functionality from the primary BIOS Release. The Release Revision first digit is incremented for each initial revision of a BIOS Release. The second digit will increment only if a revision itself needs to be revised with a change or fix. The Release Number will not change when a BIOS is built as a Release Revision and will reset to "00" with each new Release Number. - 00 is the starting Release Revision for all platform BIOS Releases. Release Revisions are not Standard Operating Procedure, but may be produced if authorized BIOS management. The sequence will be as in the following examples for Release Revision and Release Number: 48 Release 2 (that is, 2.0) = RelRev/RelNum ".00.0002" Release 2 Revision 1(that is, 2.1) = RelRev/RelNum ".10.0002" Release 2 Revision 1 fix 1 (that is, 2.11) = RelRev/RelNum ".11.0002" Release 3 (that is, 3.0) = reverts to RelRev/RelNum ".00.0003" RelNum = Release Number, four decimal digits which are changed to identify distinct BIOS Releases. BIOS Releases are major collections of fixes and changes in functionality Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface - 0001 is the starting Release Number for all platform BIOS releases, for each distinct BoardFamilyID and OEMID. This number increases by 1 for each BIOS release. It does not increment for a Release Revision. It resets to 0001 when the Major Version changes, or for a different BoardFamilyID or OEMID. BuildDateTime = Build timestamp - date and time in MMDDYYYYHHMM format: - MM = Two-digit month. - DD = Two-digit day of month. - YYYY = Four-digit year. - HH = Two-digit hour using 24-hour clock. - MM = Two-digit minute. For example, the following BIOS ID string is displayed on the POST diagnostic screen for BIOS Release 3 that is generated on August 13, 2010 at 11:56 AM: S1200BT.86B.01.00.0003.081320101156 The BIOS version in the Setup Utility is displayed without the time/date timestamp, which is displayed separately as "Build Date": S1200BT.86B.01.00.0003 For the SMBIOS Type 0 BIOS Version field, the full BIOS ID string is used, including the complete timestamp. 6.1.1.3 OEM BIOS Differentiation Support There is an optional "OEM Extension" segment which can be added by an OEM customer to distinguish an OEM-specific edited version of the BIOS from a standard Intel(R) version. This "OEM Extension" will never be present in a standard BIOS supplied directly by Intel(R). This can only be done using a restricted-distribution BIOS utility available through Technical Marketing OEM support channels. 6.2 HotKeys Supported During POST Certain "HotKeys" are recognized during POST. A HotKey a key or key combination that is recognized as an unprompted command input, that is, the operator is not prompted to press the HotKey and typically the HotKey will be recognized even while other processing is in progress. The Server Board BIOS recognizes a number of HotKeys during POST. After the OS is booted, HotKeys are the responsibility of the OS and the OS defines its own set of recognized HotKeys. Following are the POST HotKeys, with the functions they cause to be performed. Table 14. POST HotKeys Recognized Revision 2.4 HotKey Combination <F2> <F6> Function Enter Setup Pop up BIOS Boot Menu <F12> Network boot Intel order number G13326-007 49 BIOS User Interface 6.3 Intel(R)Server Board S1200BT TPS POST Logo Screen/Diagnostic Screen The Logo Screen/Diagnostic Screen appears in one of two forms: If Quiet Boot is enabled in the BIOS setup, a splash screen is displayed with a logo image, which is the standard Intel(R) Logo Screen or a customized OEM Logo Screen. By default, Quiet Boot is enabled in the BIOS setup, so the Logo Screen will be the default POST display. However, if the logo is displayed during POST, the user can press <Esc> to hide the logo and display the Diagnostic Screen instead. If a logo is not present in the BIOS Flash Memory space, or if Quiet Boot is disabled in the system configuration, the POST Diagnostic Screen is displayed with a summary of system configuration information. The diagnostic screen displays the following information: Copyright <year> Intel Corporation AMI Copyright statement BIOS version (ID) BMC firmware version SDR version ME firmware version Platform ID (identifies the board on which the BIOS is running System memory detected (total size of all installed DDR3 DIMMs) Current memory speed (currently configured memory operating frequency) Processor information (Intel(R) Brand String identifying type of processor and nominal operating frequency, and number of physical processors identified) Keyboards detected, if any attached Mouse devices detected, if any attached Instructions showing hotkeys for going to Setup, going to popup Boot Menu, starting Network Boot 6.4 BIOS Boot Pop-up Menu The BIOS Boot Specification (BBS) provides a Boot Pop-up menu that can be invoked by pressing the <F6> key during POST. The BBS Pop-up menu displays all available boot devices. The boot order in the pop-up menu is not the same as the boot order in the BIOS setup. The pop-up menu simply lists all of the available devices from which the system can be booted, and allows a manual selection of the desired boot device. 50 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface When an Administrator password is installed in Setup, the Administrator password will be required in order to access the Boot Pop-up menu using the <F6> key. If a User password is entered, the Boot Pop-up menu will not even appear - the user will be taken directly to the Boot Manager in the Setup, where a User password allows only booting in the order previously defined by the Administrator. 6.5 BIOS Setup Utility The BIOS Setup utility is a text-based utility that allows the user to configure the system and view current settings and environment information for the platform devices. The Setup utility controls the platform's built-in devices, the boot manager, and error manager. The BIOS Setup interface consists of a number of pages or screens. Each page contains information or links to other pages. The advanced tab in Setup displays a list of general categories as links. These links lead to pages containing a specific category's configuration. The following sections describe the look and behavior for the platform setup. 6.5.1 BIOS Setup Operation The BIOS Setup Utility has the following features: Localization - The Intel(R) Server Board BIOS is only available in English. However, BIOS Setup uses the Unicode standard and is capable of displaying data and input in Setup fields in all languages currently included in the Unicode standard. Console Redirection -BIOS Setup is functional through Console Redirection over various terminal emulation standards. Setup screens are designed to be displayable in an 80-character x 24-line format in order to work with Console Redirection, although that screen layout should display correctly on any format with longer lines or more lines on the screen. Password protection - BIOS Setup may be protected from unauthorized changes by setting an Administrative Password in the Security screen. When an Administrative Password has been set, all selection and data entry fields in Setup (except System Time and Date) are grayed out and cannot be changed unless the Administrative Password has been entered. Note: If an Administrative Password has not been set, anyone who boots the system to Setup has access to all selection and data entry fields in Setup and can change any of them. 6.5.1.1 Setup Page Layout The Setup page layout is sectioned into functional areas. Each occupies a specific area of the screen and has dedicated functionality. The following table lists and describes each functional area. The Setup page is designed to a format of 80 x 24 (24 lines of 80 characters each). The typical display screen in a Legacy mode or in a terminal emulator mode is actually 80 characters by 25 lines, but with line wrap enabled (which it usually is) the 25th line cannot be used with the Setup page. Revision 2.4 Intel order number G13326-007 51 BIOS User Interface Intel(R)Server Board S1200BT TPS Table 15. BIOS Setup Page Layout Functional Area Title Bar Description The title bar is located at the top of the screen and displays the title of the form (page) the user is currently viewing. It may also display navigational information. The Setup Item List is a set of control entries and informational items. The list is displayed in two columns. For each item in the list, a prompt string (or label string) occupies the left column of the list, and the right column contains either a data display, a data input field, or a multiple choice field. The operator navigates up and down the right hand column through the available input or choice fields. A Setup Item may also represent a selection to open a new screen with a further group of options for specific functionality. In this case, the operator navigates to the desired selection and presses <Enter> to go to the new screen. The Item-specific Help area is located on the right side of the screen and contains help text for the highlighted Setup Item. Help information may include the meaning and usage of the item, allowable values, effects of the options, and so on. The Keyboard Command Bar is located at the bottom right of the screen and continuously displays help for keyboard special keys and navigation keys. Setup Item List Item-Specific Help Area Keyboard Command Bar 6.5.1.2 Entering BIOS Setup To enter the BIOS Setup using a keyboard (or emulated keyboard); press the <F2> function key during boot time when the OEM or Intel(R) logo is displayed. The following message is displayed on the diagnostics screen and under the Quiet Boot logo screen: Press <F2> to enter setup When the Setup Utility is entered, the Main screen is displayed. However, serious errors cause the system to display the Error Manager screen instead of the Main screen. 6.5.1.3 Setup Navigation Keyboard Commands The bottom right portion of the Setup screen provides a list of commands that are used to navigate through the Setup utility. These commands are displayed at all times. Each Setup menu page contains a number of features. Each feature is associated with a value field, except those used for informative purposes. Each value field contains configurable parameters. Depending on the security option chosen and in effect by the password, a menu feature's value may or may not be changed. If a value cannot be changed, its field is made inaccessible and appears grayed out. Table 16. BIOS Setup: Keyboard Command Bar Key <Enter> 52 Option Execute Command Description The <Enter> key is used to activate submenus when the selected feature is a submenu, or to display a pick list if a selected option has a value field, or to select a subfield for multi-valued features like time and date. If a pick list is displayed, the <Enter> key selects the currently highlighted item, undoes the pick list, and returns the focus to the parent menu. Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Key <Esc> Exit Option Select Item Select Item Select Menu BIOS User Interface Description The <Esc> key provides a mechanism for backing out of any field. When the <Esc> key is pressed while editing any field or selecting features of a menu, the parent menu is re-entered. When the <Esc> key is pressed in any submenu, the parent menu is re-entered. When the <Esc> key is pressed in any major menu, the exit confirmation window is displayed and the user is asked whether changes can be discarded. If "No" is selected and the <Enter> key is pressed, or if the <Esc> key is pressed, the user is returned to where they were before <Esc> was pressed, without affecting any existing settings. If "Yes" is selected and the <Enter> key is pressed, the setup is exited and the BIOS returns to the main System Options Menu screen. The up arrow is used to select the previous value in a pick list, or the previous option in a menu item's option list. The selected item must then be activated by pressing the <Enter> key. The down arrow is used to select the next value in a menu item's option list, or a value field's pick list. The selected item must then be activated by pressing the <Enter> key. The left and right arrow keys are used to move between the major menu pages. The keys have no effect if a sub-menu or pick list is displayed. The <Tab> key is used to move between fields. For example, <Tab> can be used to move from hours to minutes in the time item in the main menu. <Tab> Select Field - Change Value The minus key on the keypad is used to change the value of the current item to the previous value. This key scrolls through the values in the associated pick list without displaying the full list. + Change Value <F9> Setup Defaults The plus key on the keypad is used to change the value of the current menu item to the next value. This key scrolls through the values in the associated pick list without displaying the full list. On 106-key Japanese keyboards, the plus key has a different scan code than the plus key on the other keyboards, but will have the same effect. Pressing the <F9> key causes the following to display: Load Optimized Defaults? Yes No <F10> Save and Exit If "Yes" is highlighted and <Enter> is pressed, all Setup fields are set to their default values. If "No" is highlighted and <Enter> is pressed, or if the <Esc> key is pressed, the user is returned to where they were before <F9> was pressed without affecting any existing field values. Pressing the <F10> key causes the following message to display: Save configuration and reset? Yes No If "Yes" is highlighted and <Enter> is pressed, all changes are saved and the Setup is exited. If "No" is highlighted and <Enter> is pressed, or the <Esc> key is pressed, the user is returned to where they were before <F10> was pressed without affecting any existing values. 6.5.1.4 Setup Screen Menu Selection Bar The Setup Screen Menu selection bar is located at the top of the BIOS Setup Utility screen. It displays tabs showing the major screen selections available to the user. By using the left and right arrow keys, the user can select the listed screens. Some screen selections are out of the visible menu space, and become available by scrolling to the left or right of the current selections displayed. Revision 2.4 Intel order number G13326-007 53 BIOS User Interface 6.5.2 Intel(R)Server Board S1200BT TPS BIOS Setup Utility Screens The following sections describe the screens available in the BIOS Setup utility for the configuration of the server platform. For each of these screens, there is an image of the screen with a list of Field Descriptions which describe the contents of each item on the screen. Each item on the screen is hyperlinked to the relevant Field Description. Each Field Description is hyperlinked back to the screen image. These lists follow the following guidelines: The text heading for each Field Description is the actual text as displayed on the BIOS Setup screen. This screen text is a hyperlink to its corresponding Field Description. The text shown in the Option Values and Help Text entries in each Field Description are the actual text and values are displayed on the BIOS Setup screens. In the Option Values entries, the text for default values is shown with an underline. These values do not appear underline on the BIOS Setup screen. The underlined text in this document is to serve as a reference to which value is the default value. The Help Text entry is the actual text which appears on the screen to accompany the item when the item is the one in focus (active on the screen). The Comments entry provides additional information where it may be helpful. This information does not appear on the BIOS Setup screens. Information enclosed in angular brackets (< >) in the screen shots identifies text that can vary, depending on the option(s) installed. For example, <Amount of memory installed> is replaced by the actual value for "Total Memory". Information enclosed in square brackets ([ ]) in the tables identifies areas where the user must type in text instead of selecting from a provided option. Whenever information is changed (except Date and Time), the systems requires a save and reboot to take place in order for the changes to take effect. Alternatively, pressing <ESC> discards the changes and resumes POST to continue to boot the system according to the boot order set from the last boot. 6.5.2.1 Map of Screens and Functionality There are a number of screens in the entire Setup collection. They are organized into major categories. Each category has a hierarchy beginning with a top-level screen from which lowerlevel screens may be selected. Each top-level screen appears as a tab, arranged across the top of the Setup screen image of all top-level screens. There are more categories than will fit across the top of the screen, so at any given time there will be some categories which will not appear until the user has scrolled across the tabs which are present. 54 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface The categories and the screens included in each category are listed below, with links to each of the screens named. Table 17. Screen Map Categories (Top Tabs) Main Screen (Tab) -- Third Level Screens -- Advanced Screen (Tab) -- -- Processor Configuration -- Memory Configuration -- Mass Storage Controller Configuration -- Serial Port Configuration -- USB Configuration -- PCI Configuration -- System Acoustic and Performance Configuration -- Security Screen (Tab) -- -- Server Management Screen (Tab) -- -- Console Redirection -- System Information -- [With BMC Only] BMC LAN Configuration -- [Non-BMC Only] Hardware Monitor -- [Non-BMC Only] Real-time Temperature and Voltage Status -- Revision 2.4 Second Level Screens Intel order number G13326-007 55 BIOS User Interface Intel(R)Server Board S1200BT TPS Categories (Top Tabs) Boot Options Screen (Tab) 56 Second Level Screens Third Level Screens -- Hard Disk Order -- CDROM Order -- Floppy Order -- Network Device Order -- BEV Device Order -- Add EFI Boot Option -- Delete EFI Boot Option -- Boot Manager Screen (Tab) -- -- Error Manager Screen (Tab) -- -- System Event Log Screen (Tab) [Non-BMC Only] -- -- Exit Screen (Tab) -- -- Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 6.5.2.2 BIOS User Interface Main Screen (Tab) The Main Screen is the first screen that appears when the BIOS Setup configuration utility is entered, unless an error has occurred. If an error has occurred, the Error Manager Screen appears instead. Main Advanced Logged in as: Platform ID Security Server Management Boot Options Boot Manager Administrator/User <Platform Identification String> System BIOS BIOS Version Build Date <Platform.86B.xx.yy.zzzz> <MM/DD/YYYY> Memory Total Memory <Amount of memory installed> Quiet Boot POST Error Pause Enabled/Disabled System Date System Time [Day MM/DD/YYYY] Enabled/Disabled [HH:MM:SS] Figure 15. Main Screen Revision 2.4 Intel order number G13326-007 57 BIOS User Interface Intel(R)Server Board S1200BT TPS Screen Field Descriptions: 1. Logged in as: Option Values: <Administrator/User> Help Text: <None> Comments: Information only. Displays password level that setup is running in: Administrator or User. With no passwords set, Administrator is the default mode. 2. Platform ID Option Values: < Platform ID> Help Text: <None> Comments: Information only. Displays the Platform ID for the board on which the BIOS is executing POST. 3. BIOS Version Option Values: <Current BIOS version ID> Help Text: <None> Comments: Information only. The version information displayed is taken from the BIOS ID String, with the timestamp segment dropped off. The segments displayed are: Platform: 86B: xx: yy: zzzz: Identifies whether this is a platform BIOS Identifies this BIOS as being an EPSD Server BIOS Major Revision level of the BIOS Release Revision level for this BIOS Release Number for this BIOS 4. Build Date Option Values: (built)> <Date and time when the currently installed BIOS was created Help Text: <None> Comments: Information only. The time and date displayed are taken from the timestamp segment of the BIOS ID String. 5. Total Memory Option Values: <Amount of memory installed in the system> Help Text: <None> Comments: Information only. Displays the total physical memory installed in the system, in MB or GB. The term physical memory indicates the total memory discovered in the form of installed DDR3 DIMMs. 6. Quiet Boot Option Values: Enabled Disabled Help Text: [Enabled] - Display the logo screen during POST. [Disabled] - Display the diagnostic screen during POST. 58 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface 7. POST Error Pause Option Values: Enabled Disabled Help Text: [Enabled] - Go to the Error Manager for critical POST errors. [Disabled] - Attempt to boot and do not go to the Error Manager for critical POST errors. Comments: If enabled, the POST Error Pause option takes the system to the error manager to review the errors when major errors occur. Minor and fatal error displays are not affected by this setting. 8. System Date Option Values: <System Date initially displays the current system calendar date, including the day of the week> Help Text: System Date has configurable fields for the current Month, Day, and Year. The year must be between 2005 and 2099. Use [Enter] or [Tab] key to select the next field. Use [+] or [-] key to modify the selected field. Comments: This field will initially display the current system day of week and date. It may be edited to change the system date. 9. System Time Option Values: 24-hour format> <System Time initially displays the current system time of day, in Help Text: System Time has configurable fields for Hours, Minutes, and Seconds. Hours are in 24-hour format. Use the [Enter] or [Tab] key to select the next field. Use the [+] or [-] key to modify the selected field. Comments: This field will initially display the current system time (24 hour time). It may be edited to change the system time. 6.5.2.3 Advanced Screen (Tab) The Advanced screen provides an access point to configure several groups of options. On this screen, the user can select the option group to be configured. Configuration actions are performed on the selected screen, and not directly on the Advanced screen. Revision 2.4 Intel order number G13326-007 59 BIOS User Interface Intel(R)Server Board S1200BT TPS To access this screen from the Main screen or other top-level "Tab" screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Advanced screen is selected. Main Advanced Security Server Management Boot Options Boot Manager Processor Configuration Memory Configuration PCI Configuration Mass Storage Controller Configuration Serial Port Configuration USB Configuration System Acoustic and Performance Configuration Hardware Monitor Figure 16. Advanced Screen Screen Field Descriptions: 1. Processor Configuration Option Values: Help Text: <None> View/Configure processor information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the Processor Configuration group of configuration settings. 2. Memory Configuration Option Values: <None> Help Text: View/Configure memory information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the Memory Configuration group of configuration settings. 3. Mass Storage Controller Configuration Option Values: <None> Help Text: View/Configure mass storage controller information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the Mass Storage Controller Configuration group of configuration settings. 60 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface 4. Serial Port Configuration Option Values: <None> Help Text: View/Configure serial port information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the Serial Port Configuration group of configuration settings. 5. USB Configuration Option Values: <None> Help Text: View/Configure USB information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the USB Configuration group of configuration settings. 6. PCI Configuration Option Values: <None> Help Text: View/Configure PCI information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the PCI Configuration group of configuration settings. 7. System Acoustic and Performance Configuration Option Values: <None> Help Text: View/Configure system acoustic and performance information and settings. Comments: Selection only. Position to this line and press the <Enter> key to go to the System Acoustic and Performance Configuration group of configuration settings. 8. Hardware Monitor Help Text: The Hardware Monitor screen allows the user to configure Fan Speed Control and to view displays of temperature and voltage status. This screen is present only for boards without a BMC. There are two screen layouts, depending on whether Auto or Manual Fan Control is selected on the screen. "Auto" Fan Control is intended to support standard EPSD chassis options. "Manual" Fan Control is intended to support third-party chassis installations. To access this screen from the Main screen, select Server Management > Hardware Monitor. To move to another screen, press the <Esc> key to return to the Server Management screen, then select the desired screen. Revision 2.4 Intel order number G13326-007 61 BIOS User Interface 6.5.2.4 Intel(R)Server Board S1200BT TPS Processor Configuration The Processor Configuration screen displays the processor identification and microcode level, core frequency, cache sizes, Intel(R) QuickPath Interconnect information for all processors currently installed. It also allows the user to enable or disable a number of processor options. To access this screen from the Main screen, select Advanced > Processor Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. Advanced Processor Configuration Processor ID stepping Processor Frequency Microcode Revision L1 Cache RAM L2 Cache RAM <CPUID> <Proc Freq> <Rev data> <L1 Cache Size> Processor Version <L2 Cache Size> <L3 Cache Size> <ID string from processor> CPU Core Ratio Settings Show CPU Core Ratio Intel(R)Turbo Boost Technology <63> Enabled/Disabled Enabled/Disabled Enhanced Intel(R)SpeedStep(R)Tech Turbo Boost Performance/Watt Mode Enabled/Disabled Power Optimized/Traditional Processor C3 Processor C6 Intel(R)Hyper-Threading Tech Core Multi-Processing Execute Disable Bit Intel(R)Virtualization Technology Intel(R)VT for Directed I/O Interrupt Remapping Pass-through DMA Support Intel(R)TXT MLC Streamer MLC Spatial Prefetcher DCU Data Prefetcher DCU Instruction Prefetcher Intel(R)(SMX) Safer Mode Extensions Enabled/Disabled Enabled/Disabled Enabled/Disabled All/1/2/3 Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled Enabled/Disabled L3 Cache RAM Figure 17. Processor Configuration Screen (S1200BT) 62 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface Screen Field Descriptions: 1. Processor ID Option Values: <CPUID> Help Text: <None> Comments: Information only. Displays the Processor Signature value (from the CPUID instruction) identifying the type of processor and the stepping Processor Frequency. Option Values: <Current Processor Operating Frequency> Help Text: <None> Comments: 2. Information only. Displays current operating frequency of the processor. Microcode Revision Option Values: <Microcode Revision Number> Help Text: <None> Comments: Information only. Displays Revision Level of the currently loaded processor microcode. 3. L1 Cache RAM Option Values: <L1 cache size> Help Text: <None> Comments: Information only. Displays size in KB of the processor L1 Cache. Since L1 cache is not shared between cores, this is shown as the amount of L1 cache per core. There are two types of L1 cache., This amount is the total of L1 Instruction Cache plus L1Data Cache for each core. 4. L2 Cache RAM Option Values: <L2 cache size> Help Text: <None> Comments: Information only. Displays size in KB of the processor L2 Cache. Since L2 cache is not shared between cores, this is shown as the amount of L2 cache per core. 5. L3 Cache RAM Option Values: <L3 cache size> Help Text: <None> Comments: Information only. Displays size in MB of the processor L3 Cache. Since L3 cache is shared between all cores in a processor package, this is shown as the total amount of L3 cache per processor package. S1200BT boards have a single processor display. Romley boards have "N/A" for the second processor if not installed. 6. Processor Version Option Values: <ID string from processor> Help Text: <None> Revision 2.4 Intel order number G13326-007 63 BIOS User Interface Intel(R)Server Board S1200BT TPS Comments: Information only. Displays Brand ID string read from processor with CPUID instruction. 7. Show CPU Core Ratio Option Values: Enabled Disabled Help Text: Enable/Disable CPU Core Ratio Settings Comments: If this option is enabling, CPU core ratio will be limited to the value in the CPU Core Ratio Settings. 8. CPU Core Ratio Settings Option Values: Help Text: 0-63, default is 63 This value must between Maximum Efficiency Ratio (LFM) and Maximum non-turbo ratio set by Hardware (HFM). Comments: This option is only visible if Show CPU Core Ratio is Enabled. 9. Intel(R) Turbo Boost Technology Option Values: Enabled Disabled Help Text: Intel(R) Turbo Boost Technology allows the processor to automatically increase its frequency if it is running below power, temperature, and current specifications. Comments: This option is only visible if all processors installed in the system support Intel(R) Turbo Boost Technology. In order for this option to be available, Enhanced Intel(R) SpeedStep(R) Technology must be Enabled. 10. Enhanced Intel(R) SpeedStep(R) Tech Option Values: Enabled Disabled Help Text: Enhanced Intel(R) SpeedStep(R) Technology allows the system to dynamically adjust processor voltage and core frequency, which can result in decreased average power consumption and decreased average heat production. Contact your OS vendor regarding OS support of this feature. Comments: When Disabled, the processor setting reverts to running at Max TDP Core Frequency (rated frequency). This option is only visible if all processors installed in the system support Enhanced Intel(R) SpeedStep(R) Technology. In order for the Intel(R) Turbo Boost option to be available, Enhanced Intel(R) SpeedStep(R) Technology must be Enabled. 11. Turbo Boost Performance/Watt Mode Option Values: 64 Power Optimized Traditional Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface Help Text: When Power Optimized is selected, Intel(R) Turbo Boost Technology engages after performance state P0 is sustained for more than two seconds. When Traditional is selected, Intel(R) Turbo Boost Technology is engaged even for P0 requests less than two seconds. Comments: Turbo Boost Power Optimization is not available on all processors, and is available only when Intel(R) Turbo Boost Technology and Enhanced Intel(R) SpeedStep(R) Technology are Enabled. 12. Processor C3 Option Values: Enabled Disabled Help Text: Enable/Disable Processor C3 (ACPI C2/C3) report to OS Comments: This is normally Disabled, but can be Enabled for improved performance on certain benchmarks and in certain situations. 13. Processor C6 Option Values: Enabled Disabled Help Text: Enable/Disable Processor C6 (ACPI C3) report to OS Comments: This is normally Enabled but can be Disabled for improved performance on certain benchmarks and in certain situations. Intel(R) Hyper-Threading Tech 14. Option Values: Enabled Disabled Help Text: Intel(R) Hyper-Threading Technology allows multithreaded software applications to execute threads in parallel within each processor. Contact your OS vendor regarding OS support of this feature. Comments: This option is only visible if all processors installed in the system support Intel(R) Hyper-Threading Technology. 15. Core Multi-Processing Option Values: All 2 4 Help Text: Enable 1, 2, 3, 4, 5, 6, 7 or all cores of installed processor packages. Comments: The number of cores that appear as selections and in the Help text depends on the number of cores in the processors installed. Revision 2.4 Intel order number G13326-007 65 BIOS User Interface 16. Intel(R)Server Board S1200BT TPS Execute Disable Bit Option Values: Enabled Disabled Help Text: Execute Disable Bit can help prevent certain classes of malicious buffer overflow attacks. Contact your OS vendor regarding OS support of this feature. Comments: This option is only visible if all processors installed in the system support the Execute Disable Bit. The OS and applications installed must support this feature in order for it to be enabled. 17. Intel(R) Virtualization Technology Option Values: Enabled Disabled Help Text: Intel(R) Virtualization Technology allows a platform to run multiple operating systems and applications in independent partitions. Note: A change to this option requires the system to be powered off and then back on before the setting takes effect. Comments: This option is only visible if all processors installed in the system support Intel(R) VT. The software configuration installed on the system must support this feature in order for it to be enabled. 18. Intel(R) VT for Directed I/O Option Values: Enabled Disabled Help Text: Enable/Disable Intel(R) Virtualization Technology for Directed I/O (Intel(R) VT-d). Report the I/O device assignment to VMM through DMAR ACPI Tables. Comments: This option is only visible if all processors installed in the system support Intel(R) VT-d. The software configuration installed on the system must support this feature in order for it to be enabled. 19. Interrupt Remapping Option Values: Enabled Disabled Help Text: Enable/Disable Intel(R) VT-d Interrupt Remapping support. Comments: This option only appears when Intel(R) Virtualization Technology for Directed I/O is Enabled. 66 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 20. BIOS User Interface ATS Support Option Values: Enabled Disabled Help Text: Enable/Disable Intel(R) VT-d Address Translation Services (ATS) support. Comments: This option only appears when Intel(R) Virtualization Technology for Directed I/O is Enabled. Appears only on Romley boards. 21. Pass-through DMA Support Option Values: Enabled Disabled Help Text: Enable/Disable Intel(R) VT-d Pass-through DMA support. Comments: This option only appears when Intel(R) Virtualization Technology for Directed I/O is Enabled. 22. MLC Streamer Option Values: Enabled Disabled Help Text: MLC Streamer is a speculative prefetch unit within the processor(s). Note: Modifying this setting may affect performance. Comments: MLC Streamer is normally Enabled for the best efficiency in L2 Cache and Memory Channel use, but disabling it may improve performance for some processing loads and on certain benchmarks. 23. MLC Spatial Prefetcher Option Values: Enabled Disabled Help Text: [Enabled] - Fetches adjacent cache line (128 bytes) when required data is not currently in cache. [Disabled] - Only fetches cache line with data required by the processor (64 bytes). Comments: MLC Spatial Prefetcher is normally Enabled, for best efficiency in L2 Cache and Memory Channel use, but disabling it may improve performance for some processing loads and on certain benchmarks. Revision 2.4 Intel order number G13326-007 67 BIOS User Interface 24. Intel(R)Server Board S1200BT TPS DCU Data Prefetcher Option Values: Enabled Disabled Help Text: The next cache line will be prefetched into L1 data cache from L2 or system memory during unused cycles if it sees that the processor core has accessed several bytes sequentially in a cache line as data. [Disabled] - Only fetches cache line with data required by the processor (64 bytes). Comments: DCU Data Prefetcher is normally Enabled, for best efficiency in L1 Data Cache and Memory Channel use, but disabling it may improve performance for some processing loads and on certain benchmarks. 25. DCU Instruction Prefetcher Option Values: Enabled Disabled Help Text: The next cache line will be prefetched into L1 instruction cache from L2 or system memory during unused cycles if it sees that the processor core has accessed several bytes sequentially in a cache line as data. [Disabled] - Only fetches cache line with data required by the processor (64 bytes). Comments: DCU Data Prefetcher is normally Enabled, for best efficiency in L1 I Cache and Memory Channel use, but disabling it may improve performance for some processing loads and on certain benchmarks. Intel(R) (SMX) Safer Mode Extensions 26. Option Values: Enabled Disabled Help Text: When enabled, a SMX can utilize the additonal hardware capabilities provided by Safer Mode Extensions. Comments: Intel(R) (SMX) Safer Mode Extensions is set of CPU instructions used by Intel(R) TXT software. 6.5.2.5 Memory Configuration The Memory Configuration screen allows the user to view details about the DDR3 DIMMs that are installed as system memory. To access this screen from the Main screen, select Advanced > Memory Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. 68 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface Advanced Memory Configuration Screen Field Descriptions: Total Memory <Total Physical Memory Installed in System> Effective Memory <Total Effective Memory> Current Configuration Single Channel/Dual Channel Symmetric/Intel(R)Flex Current Memory Speed <Operational Memory Speed in MT/s> DIMM Information DIMM_A1 Installed/Not Installed/Failed/Disabled DIMM_A2 Installed/Not Installed/Failed/Disabled DIMM_B1 Installed/Not Installed/Failed/Disabled DIMM_B2 Installed/Not Installed/Failed/Disabled Figure 18. Memory Configuration Screen Screen Field Descriptions: 1. Total Memory Option Values: <Total Physical Memory Installed in System> Help Text: <None> Comments: Information only. Displays the amount of memory available in the system in the form of installed DDR3 DIMMs, in units of GB. 2. Effective Memory Option Values: <Total Effective Memory> Help Text: <None> Comments: OS in MB or GB. Information only. Displays the amount of memory available to the The Effective Memory is the difference between Total Physical Memory and the sum of all memory reserved for internal usage, RAS redundancy and SMRAM. This difference includes the sum of all DDR3 DIMMs that failed Memory BIST during POST or were disabled by the BIOS during the memory discovery phase in order to optimize memory configuration. Note: Some server operating systems do not display the total physical memory installed. Revision 2.4 Intel order number G13326-007 69 BIOS User Interface Intel(R)Server Board S1200BT TPS 3. Current Configuration Option Values: Single Channel Dual Channel Symmetric Intel(R) Flex Help Text: <None> Comments: Displays one of the following: Single Channel - DIMMs are operating in Single Channel mode. This is the configuration when only one channel is populated with DIMMs. Dual Channel Symmetric - DIMMs are operating in Dual Channel Symmetric mode. This is the configuration when both channels are identically populated with DIMMs. Intel(R) Flex - DIMMs are configured according to Intel(R) Flex Memory Technology, where part of the memory is in Dual Channel Symmetric mode and part in Dual Channel Asymmetric mode. This is the configuration when both channels are populated, but with unequal amounts of memory. 4. Current Memory Speed Option Values: <Operational Memory Speed in MT/s> Help Text: <None> Comments: Information only. Displays the speed in MT/s at which the memory is currently running. For Intel(R) Xeon Processor E3-1200 Processors - supports memory speeds are 1066 MT/s and 1333 MT/s. For Intel(R) Xeon Processor E3-1200 V2 Processors - supports memory speeds are 1333 MT/s and 1600 MT/s. 5. DIMM_A1 6. DIMM_A2 7. DIMM_B1 8. DIMM_B2 Option Values: Installed Not Installed Help Text: <None> Comments: Information only, for S1200 boards: Displays the state of each DIMM socket present on the board. Each DIMM socket field reflects one of the following possible states: Installed - There is a DDR3 DIMM installed in this slot. Not Installed - There is no DDR3 DIMM installed in this slot. Note: In "DIMM_XY", X denotes the Channel Identifier A or-B, and Y denotes the DIMM Slot identifier 1 or 2 within the Channel. DIMM_A2 is the DIMM socket on Channel A, Slot 2. 70 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 6.5.2.6 BIOS User Interface Mass Storage Controller Configuration The Mass Storage Configuration screen allows the user to configure the SATA or SAS controller when it is present on the server board, midplane or backplane of an Intel(R) system. To access this screen from the Main screen, select Advanced > Mass Storage Controller Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. Advanced Mass Storage Controller Configuration AHCI Capable SATA Controller Configure SATA Mode RAID Mode Options Intel(R) Storage Module Configure AXX4SASMOD RAID Module Enabled/Disabled SATA Port 0 SATA Port 1 SATA Port 2 SATA Port 3 SATA Port 4 SATA Port 5 Not Installed/<Drive Info.> COMPATIBILITY/ENHANCED/AHCI/RAID Mode Intel(R) ESRT2 (LSI(TM)) / Intel(R) RST (Matrix) None / <Name of Storage Module detected> IT/IR / Intel(R) ESRT2 (LSI(TM)) Not Installed/<Drive Info.> Not Installed/<Drive Info.> Not Installed/<Drive Info.> Not Installed/<Drive Info.> Not Installed/<Drive Info.> Figure 19. Mass Storage Controller Configuration Screen 1. AHCI Capable SATA Controller Option Values: Enabled Disabled Help Text: AHCI capable SATA controller (also known as Onboard SATA Controller) refers to the Advanced Host Controller Interface SATA device integrated into the chipset. In order to utilize the AHCI capacities, the AHCI option needs to be enabled in the SATA Mode menu. Comments: If the SATA Controller is Enabled, then the mode of operation can be set using following options. If it is Disabled, the SATA Ports will not operate and any installed SATA devices will be unavailable. Revision 2.4 Intel order number G13326-007 71 BIOS User Interface Intel(R)Server Board S1200BT TPS 2. Configure SATA Mode Option Values: Compatibility Enhanced AHCI RAID Mode Help Text: [Compatibility] provides PATA emulation on the SATA device, allowing the use of legacy IDE/PATA drivers. [Enhanced] provides Native SATA support, using native SATA drivers included with the vast majority of current operating systems. [AHCI] enables the Advanced Host Controller Interface, which provides Enhanced SATA functionality plus additional functionality such as Native Command Queuing. Uses AHCI drivers available for the majority of current operating systems. [RAID Mode] provides host based RAID support on the onboard SATA ports. Comments: This option setting only appears when the SATA Controller is Enabled. In order to use the AHCI setting, any OS being booted must have AHCI drivers available. If the RAID Mode setting is chosen, then the following setting for RAID Mode Options will appear. Note: When the SATA Mode setting is changed, before attempting to set the Boot Order it is necessary to do a Save and Exit, and reboot to properly recognize any SATA hard drives. 3. RAID Mode Options Option Values: Intel(R) ESRT2 (LSI(TM)) Intel(R) RST (Matrix) Help Text: - Intel(R) ESRT2 (Powered By LSI*): Supports RAID 0/1/10 and optional RAID 5 with Intel(R) Embedded Server RAID Technology 2 (ESRT2). Uses Intel(R) ESRT2 drivers (based on LSI* MegaSR). - Intel(R) RST (formerly known as Matrix RAID): Provides pass-through drive support with Intel(R) Rapid Storage Technology(RST). Also provides host based RAID 0/1/10/5 support. Uses Intel(R) RST iaStor drivers Comments: This option setting only appears when the SATA Controller is enabled, and RAID Mode has been selected as the operational SATA Mode. If a RAID Volume has not previously been created, it will be necessary to Save and Exit and reboot in order to create a RAID Volume. 4. Intel(R) Storage Module Option Values: None <Name of Storage Module detected> Help Text: installed. Shows the name of the Storage Module detected, if one is Comments: Information only. If no Storage module is detected, then "None" is displayed. '- This shows the customer the product name of the module installed, which helps in identifying drivers, support, documentation, and so on by listing this on the BIOS screen. 72 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface When an AXX4SASMOD Storage Module is detected, then (and only then) a following option will be available for switching between IT/IR and ESRT2 RAID settings. 5. Configure AXX4SASMOD RAID Module Option Values: IT/IR Intel(R) ESRT2 (LSI(TM)) Help Text: - IT/IR: Provides pass-through drive support as well as HW RAID 0/1/1e support. Uses LSI* mpt drivers. - Intel(R) ESRT2 (Powered by LSI*): Supports RAID 0/1/10 and optional RAID 5 with Intel(R) Embedded Server RAID Technology 2 (ESRT2). Uses Intel(R) ESRT2 drivers (based on LSI* MegaSR). Comments: This option setting only appears when an AXX4SASMOD Storage Module is installed. If a RAID Volume has not previously been created, it will be necessary to Save and Exit and reboot in order to create a RAID Volume. 6. SATA Port Option Values: Not Installed <Drive Information> Help Text: (Ports 0-1): 6Gb SATA capable port (Ports 2-5): 3Gb SATA capable port Comments: Information only. This is repeated for all six SATA Port for the Onboard SATA Controller. This section for SATA Drive Information does not appear when the SATA Mode is RAID Mode. 6.5.2.7 Serial Port Configuration The Serial Port Configuration screen allows the user to configure the Serial A [COM 1] and Serial B [COM2] ports. Revision 2.4 Intel order number G13326-007 73 BIOS User Interface Intel(R)Server Board S1200BT TPS To access this screen from the Main screen, select Advanced > Serial Port Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. Advanced Serial Port Configuration Serial A Enable Address IRQ Enabled/Disabled 3F8h/2F8h/3E8h/2E8h 3 or 4 Serial B Enable Address IRQ Enabled/Disabled 3F8h/2F8h/3E8h/2E8h 3 or 4 Figure 20. Serial Port Configuration Screen 6.5.2.8 USB Configuration The USB Configuration screen allows the user to configure the USB controller options. To access this screen from the Main screen, select Advanced > USB Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. Advanced USB Configuration Detected USB Devices <Total USB Devices in System> USB Controller Legacy USB Support Port 60/64 Emulation Make USB Devices Non-Bootable Enabled/Disabled Enabled/Disabled/Auto Enabled/Disabled Enabled/Disabled USB Mass Storage Device Configuration Device Reset timeout 10 seconds/20 seconds/30 seconds/40 seconds Mass Storage Devices: <Mass storage devices one line/device> Auto/Floppy/Forced FDD/Hard Disk/CD-ROM Figure 21. USB Configuration Screen 74 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 6.5.2.9 BIOS User Interface PCI Configuration The PCI Configuration screen allows the user to configure the PCI memory space used for onboard and add-in adapters, configure video options, and configure onboard adapter options. It also displays the NIC MAC Addresses in use. To access this screen from the Main screen, select Advanced > PCI Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. Advanced PCI Configuration Maximize Memory below 4GB Enabled / Disabled Memory Mapped I/O above 4GB Enabled / Disabled Onboard Video Enabled / Disabled Dual Monitor Video Enabled / Disabled Wake on LAN (PME) Enabled / Disabled Onboard NIC1 ROM Enabled / Disabled Onboard NIC2 ROM Enabled / Disabled Onboard NIC3 ROM Enabled / Disabled Onboard NIC4 ROM Enabled / Disabled Onboard NIC5 ROM Enabled / Disabled Onboard NIC iSCSI ROM Enabled / Disabled NIC 1 MAC Address <MAC #> NIC 2 MAC Address <MAC #> NIC 3 MAC Address <MAC #> NIC 4 MAC Address <MAC #> NIC 5 MAC Address <MAC #> Figure 22. PCI Configuration Screen 7. Wake on LAN (PME) Option Values: Enabled Disabled Help Text: Enables or disables PCI PME function for Wake on LAN capability from LAN adapters. Revision 2.4 Intel order number G13326-007 75 BIOS User Interface Intel(R)Server Board S1200BT TPS Comments: Enables/disables PCI/PCIe PME# signal to generate Power Management Events (PME) and ACPI Table entries required for Wake on LAN (WOL). However, note that this will enable WOL only with an ACPI-capable Operating System which has the WOL function enabled. 6.5.2.10 System Acoustic and Performance Configuration The System Acoustic and Performance Configuration screen allows the user to configure the thermal control behavior of the system in order to balance performance and acoustics with power consumption and heat generation. To access this screen from the Main screen, select Advanced > System Acoustic and Performance Configuration. To move to another screen, press the <Esc> key to return to the Advanced screen, then select the desired screen. Advanced System Acoustic and Performance Configuration Set Throttling Mode Altitude Set Fan Profile Auto/CLTT/OLTT 300m or less/301m-900m/901m - 1500m/Higher than 1500m Acoustic Figure 23. System Acoustic and Performance Configuration 1. Set Throttling Mode Option Values: Auto Help Text: [Auto] - Auto Throttling mode. [CLTT] - Closed Loop Thermal Throttling Mode. [OLTT] - Open Loop Thermal Throttling Mode. Closed Loop Throttling Mode is supported only when ECC DIMM plugged. Open Loop Throttling Mode is not supported. Comments: Information only, for S1200BT boards with BMC: CLTT Mode is the only mode supported. This will always be Auto, since there is no choice. If CLTT Mode cannot be established, then the fallback mode is no memory thermal-based throttling. 2. Altitude Option Values: 76 300m or less 301m-900m 901m-1500m Higher than 1500m Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface Help Text: [300m or less] (980ft or less) Optimal performance setting near sea level. [301m - 900m] (980ft - 2950ft) Optimal performance setting at moderate elevation. [901m - 1500m] (2950ft - 4920ft) Optimal performance setting at high elevation. [Higher than 1500m] (4920ft or greater) Optimal performance setting at the highest elevations. Comments: This option sets an altitude value in order to choose a Fan Profile that is optimized for the air density at the current altitude at which the system is installed. 3. Set Fan Profile Option Values: Acoustic Help Text: [Acoustic] - The system will favor using throttling of memory over boosting fans to cool the system if thermal thresholds are met. Comments: Information only, for S1200BT boards with BMC: Acoustic Mode is the only Fan Profile supported. This will always be Acoustic, since there is no other choice. 6.5.2.11 Security Screen (Tab) The Security screen allows the user to enable and set the user and administrative password and to lock out the front panel buttons so they cannot be used. This screen also allows the user to enable and activate the Trusted Platform Module (TPM) security settings on those boards that support TPM. Revision 2.4 Intel order number G13326-007 77 BIOS User Interface Intel(R)Server Board S1200BT TPS To access this screen from the Main screen or other top-level Tab screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Security screen is selected. Main Advanced Security Server Management Boot Options Boot Manager Administrator Password Status User Password Status <Installed/Not Installed> <Installed/Not Installed> Set Administrator Password Set User Password Power ON Password [1234aBcD] [1234aBcD] Enabled/Disabled Front Panel Lockout Enabled/Disabled TPM State TPM Administrative Control <Displays current TPM Device State> No Operation/Turn On/Turn Off/Clear Ownership Figure 24. Security Screen 1. Administrator Password Status Option Values: Installed Not Installed Help Text: <None> Comments: Information only. Indicates the status of the User Password. 2. User Password Status Option Values: Installed Not Installed Help Text: <None> Comments: Information only. Indicates the status of the User Password. 3. Set Administrator Password Option Values: [Entry Field] Help Text: Administrator password is used to control change access in the BIOS Setup utility. Only alphanumeric characters can be used. Maximum length is seven characters and it is case sensitive. Note: Administrator password must be set in order to use the user account. Comments: This option is only to control access to Setup. Administrator has full access to all Setup options. Clearing the Administrator Password also clears the User Password. 78 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface 4. Set User Password Option Values: [Entry Field] Help Text: User password is used to control entry access to the BIOS Setup utility. Only alphanumeric characters can be used. Maximum length is seven characters and it is case sensitive. Note: Removing the administrator password also automatically removes the user password. Comments: Available only if the Administrator Password is installed. This option protects Setup settings as well as boot choices. The User Password only allows limited access to the Setup options, and no choice of boot devices. 5. Power ON Password Option Values: Enabled Disabled Help Text: If enabled, password entry is required in order to boot the system. Comments: Only when setting Administrator Password, this option is available for operation. 6. Front Panel Lockout Option Values: Enabled Disabled Help Text: If enabled, locks the power button and reset button on the system's front panel. If [Enabled] is selected, power and reset must be controlled through a system management interface. Comments: Note: This option does not appear on all boards. 7. TPM State Option Values: <Displays current TPM Device State> May be: Enabled and Activated Enabled and Deactivated Disabled and Activated Disabled and Deactivated Help Text: <None> Comments: Information only. Shows the current TPM device state. A Disabled TPM device does not execute commands that use the TPM functions and TPM security operations are not available. An Enabled and Deactivated TPM is in the same state as a disabled TPM, except that setting of the TPM ownership is allowed if it is not present already. Revision 2.4 Intel order number G13326-007 79 BIOS User Interface Intel(R)Server Board S1200BT TPS An Enabled and Activated TPM executes all commands that use the TPM functions and TPM security operations are also available. Note: This option appears only on boards equipped with a TPM. 8. TPM Administrative Control Option Values: No Operation Turn On Turn Off Clear Ownership Help Text: [No Operation] - No changes to current state. [Turn On] - Enables and activates TPM. [Turn Off] - Disables and deactivates TPM. [Clear Ownership] - Removes the TPM ownership authentication and returns the TPM to factory default state. Note: BIOS setting will return to [No Operation] on every boot cycle by default. Comments: Any Administrative Control operation selected will require the system to perform a Hard Reset in order to become effective. Note: This option appears only on boards equipped with a TPM. 6.5.2.12 Server Management Screen (Tab) The Server Management screen allows the user to configure several server management features. This screen also provides an access point to the screens for configuring console redirection, displaying system information, and controlling the BMC LAN configuration. 80 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface To access this screen from the Main screen or other top-level Tab screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Server Management screen is selected. Main Advanced Security Server Management Boot Options Boot Manager Assert NMI on SERR Enabled / Disabled Assert NMI on PERR Enabled / Disabled Resume on AC Power Loss Stay Off / Last state / Power On Clear System Event Log Enabled / Disabled FRB-2 Enable Enabled / Disabled O/S Boot Watchdog Timer Enabled / Disabled O/S Boot Watchdog Timer Policy Power off / Reset O/S Boot Watchdog Timer Timeout 5 minutes / 10 minutes / 15 minutes / 20 minutes Plug & Play BMC Detection Enabled / Disabled Console Redirection System Information BMC LAN Configuration Figure 25. Server Management Screen (S1200BTL/S1200BTLRM) 1. EuP LOT6 Off-Mode Option Values: Enabled Disabled Help Text: Enable/disable Ecodesign EuP LOT6 "Deep Sleep" Off-Mode for near-zero energy use when powered off. Comments: This option controls whether the system goes into "Deep Sleep" or more conventional S5 "Soft-Off" when powered off. S5 can wake up faster and can Wake on LAN, but Deep Sleep uses less energy. Revision 2.4 Intel order number G13326-007 81 BIOS User Interface Intel(R)Server Board S1200BT TPS This option will not appear on platforms which do not support EuP LOT6 Off-Mode. For details on any platform Main Advanced Security Server Management Boot Options Boot Manager Assert NMI on SERR Assert NMI on PERR Resume on AC Power Loss Clear System Event Log Enabled / Disabled Enabled / Disabled Stay Off / Last state / Power On Enabled / Disabled FRB-2 Enable Enabled / Disabled O/S Boot Watchdog Timer O/S Boot Watchdog Timer Policy O/S Boot Watchdog Timer Timeout Enabled / Disabled Power off / Reset 5 minutes / 10 minutes / 15 minutes / 20 minutes Console Redirection System Information Hardware Monitor Figure 26. Server Management Screen (S1200BTS) 6.5.2.13 Console Redirection The Console Redirection screen allows the user to enable or disable console redirection and to configure the connection options for this feature. To access this screen from the Main screen, select Server Management > Console Redirection. To move to another screen, press the <Esc> key to return to the Server Management screen, then select the desired screen. Server Management Console Redirection Console Redirection Flow Control Baud Rate Terminal Type Legacy OS Redirection Disabled / Serial Port A / Serial Port B None / RTS/CTS 9.6k / 19.2k / 38.4k / 57.6k / 115.2k PC-ANSI / VT100 / VT100+ / VT-UTF8 Disabled / Enabled Figure 27. Console Redirection Screen 82 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 6.5.2.14 BIOS User Interface System Information The System Information screen allows the user to view part numbers, serial numbers, and firmware revisions. This is an Information Only screen. This screen may have fewer or more items displayed on it, depending on the system hardware configuration. For example, when the board does not include a BMC, this display does not include BMC Firmware Revision or SDR Version. Similarly, there is no HSC Firmware Revision displayed for systems which do not include an HSC. To access this screen from the Main screen, select Server Management > System Information. To move to another screen, press the <Esc> key to return to the Server Management screen, then select the desired screen. Server Management System Information Board Part Number <Part Number display> Board Serial Number <Serial Number display> System Part Number <Part Number display> System Serial Number <Serial Number display> Chassis Part Number <Part Number display> Chassis Serial Number <Serial Number display> Asset Tag <Asset Tag-display> BMC Firmware Revision <BMC FW Rev display> HSC Firmware Revision <HSC FW Rev display> ME Firmware Revision <ME FW Rev display> SDR Revision <SDR Rev display> UUID <UUID display> Figure 28. System Information Screen (S1200BTL/S1200BTLRM) Revision 2.4 Intel order number G13326-007 83 BIOS User Interface Intel(R)Server Board S1200BT TPS Server Management System Information Board Part Number <Part Number display> Board Serial Number <Serial Number display> System Part Number <Part Number display> System Serial Number <Serial Number display> Chassis Part Number <Part Number display> Chassis Serial Number <Serial Number display> Asset Tag <Asset Tag-display> HSC Firmware Revision <HSC FW Rev display> ME Firmware Revision <ME FW Rev display> UUID <UUID display> Figure 29.System Information Screen (S1200BTS) 6.5.2.15 BMC LAN Configuration The BMC configuration screen allows the Setup user to configure the BMC Baseboard LAN channel and the RMM4 LAN channel, and to manage BMC User settings for up to five BMC Users. To access this screen from the Main screen, select Server Management > System Information. To move to another screen, press the <Esc> key to return to the Server Management screen, then select the desired screen. 84 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface The BMC LAN Configuration screen is unusual in that the LAN Configuration parameters are maintained by the BMC itself, so this screen is just a User Interface to the BMC configuration. As such, the initial values of the LAN options shown on the screen are acquired from the BMC when this screen is initially accessed by a user. Any values changed by the user are communicated back to the BMC when a "Save Changes" or "Save Changes and Exit" action is performed. If a "Discard Changes" or "Discard Changes and Exit" action is performed instead, any accumulated changes from this screen will be disregarded and lost. Server Management BMC LAN Configuration Baseboard LAN configuration IP Source IP Address Subnet Mask Gateway IP Static/Dynamic [0.0.0.0 IP display/edit] [0.0.0.0 IP display/edit] [0.0.0.0 IP display/edit] [0.0.0.0 IP display/edit] Intel(R)RMM4 LAN configuration Intel(R)RMM4 IP Source IP Address Subnet Mask Gateway IP[ <Present/Not Present> Static/Dynamic [0.0.0.0 IP display/edit] [0.0.0.0 IP display/edit] [0.0.0.0 IP display/edit] BMC DHCP Host Name [DHCP Host Name display/edit] User Configuration User ID Privilege User status User Name User Password. anonymous/root/User3/User4/User5 Callback/ User/Operator/Administrator Disable/Enable [User Name display/edit] Figure 30. BMC LAN Configuration Screen (S1200BTL/S1200BTLRM) 6.5.2.16 Hardware Monitor The Hardware Monitor screen allows the user to configure Fan Speed Control and to view displays of temperature and voltage status. Revision 2.4 Intel order number G13326-007 85 BIOS User Interface Intel(R)Server Board S1200BT TPS To access this screen from the Main screen, select Server Management > Hardware Monitor. To move to another screen, press the <Esc> key to return to the Server Management screen, then select the desired screen. Server Management Hardware Monitor Real-time Temperature and Voltage Status Fan Controller Auto / Manual CPU Fan Altitude System Fan Altitude 300m/900m/1500m/3000m 300m/900m/1500m/3000m Figure 31. Hardware Monitor Screen, Auto Fan Control (S1200BTS) Server Management Hardware Monitor Real-time Temperature and Voltage Status Fan Controller Manual CPU Fan Hysteresis Default Fan PWM [2 Degree Celsius/3 Degree Celsius/4 Degree Celsius [40%/60%/80%/100%] System Fan Hysteresis Default Fan PWM [2 Degree Celsius/3 Degree Celsius/4 Degree Celsius [40%/60%/80%/100%] Auxiliary Fan 1 Hysteresis Default Fan PWM [2 Degree Celsius/3 Degree Celsius/4 Degree Celsius [40%/60%/80%/100%] Auxiliary Fan 2 Hysteresis Default Fan PWM [2 Degree Celsius/3 Degree Celsius/4 Degree Celsius [40%/60%/80%/100%] Figure 32. Hardware Monitor Screen, Manual Fan Control (S1200BTS) 86 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 6.5.2.17 BIOS User Interface Real-time Temperature and Voltage Status The Real-time Temperature and Voltage Status screen allows the user to view displays of current processor and system fan speeds, current system temperature, and the status of various voltages which are monitored on the board. This screen is present only for boards without a BMC. To access this screen from the Main screen, select Server Management > Hardware Monitor > Real-time Temperature and Voltage Status. To move to another screen, press the <Esc> key to return to the Hardware Monitor screen, if necessary press the <Esc> key again to return to the Server Management screen, then select the desired screen. Server Management Real time Temperature : CPU Fan PWM System Fan PWM System temperature Voltage status: +Vccp +12V +3.3V +5.0V +1.5V +1.05V +3.3V(standby) Figure 33. Real-time Teperature and Voltage Status Screen (S1200BTS) 6.5.2.18 Boot Options Screen (Tab) The Boot Options screen displays any bootable media encountered during POST, and allows the user to configure the desired order in which boot devices are to be tried. The first boot device in the specified Boot Order which is present and is bootable during POST will be used to boot the system, and will continue to be used to reboot the system until the boot device configuration has changed (that is, which boot devices are present), or until the system has been powered down and booted in a cold power-on boot. Revision 2.4 Intel order number G13326-007 87 BIOS User Interface Intel(R)Server Board S1200BT TPS If all types of bootable devices are installed in the system, then the default boot order is as follows: CD/DVD-ROM Floppy Disk Drive Hard Disk Drive PXE Network Device BEV (Boot Entry Vector) Device EFI Shell and EFI Boot paths To access this screen from the Main screen or other top-level Tab screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Boot Options screen is selected. Main Advanced Security Server Management Boot Options System Boot Timeout <0 - 65535> Boot Option #1 <Available Boot devices> Boot Option #2 <Available Boot devices> Boot Option #n <Available Boot devices> Boot Manager Hard Disk Order CDROM Order Floppy Order Network Device Order BEV Device Order Add EFI Boot Option Delete EFI Boot Option EFI Optimized Boot Enabled/Disabled Use Legacy Video for EFI OS Enabled/Disabled Boot Option Retry Enabled/Disabled USB Boot Priority Enabled/Disabled Figure 34. Boot Options Screen 88 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 6.5.2.19 BIOS User Interface Hard Disk Order The Hard Disk Order screen allows the user to control the order in which BIOS attempts to boot from the hard disk drives installed in the system. This screen is only available when there is at least one hard disk device available in the system configuration. Note: A USB Hard Disk drive or a USB Key device formatted as a hard disk will appear in this section. To access this screen from the Main screen, select Boot Options > Hard Disk Order. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options Hard Disk Order Hard Disk #1 <Available Hard Disk devices> Hard Disk #2 <Available Hard Disk devices> Figure 35. Hard Disk Order Screen 6.5.2.20 CDROM Order The CDROM Order screen allows the user to control the order in which BIOS attempts to boot from the CDROM drives installed in the system. This screen is only available when there is at least one CDROM device available in the system configuration. Note: A USB CDROM device will appear in this section. To access this screen from the Main screen, select Boot Options > CDROM Order. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options CDROM Order CDROM #1 <Available CDROM devices> CDROM #2 <Available CDROM devices> Figure 36. CDROM Order Screen Revision 2.4 Intel order number G13326-007 89 BIOS User Interface 6.5.2.21 Intel(R)Server Board S1200BT TPS Floppy Order The Floppy Order screen allows the user to control the order in which BIOS attempts to boot from the Floppy Disk drives installed in the system. This screen is only available when there is at least one Floppy Disk (diskette) device available in the system configuration. Note: A USB Floppy drive or a USB Key device formatted as a diskette drive will appear in this section. To access this screen from the Main screen, select Boot Options > Floppy Order. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options Floppy Order Floppy Disk #1 <Available Floppy Disk devices> Floppy Disk #2 <Available Floppy Disk devices> Figure 37. Floppy Order Screen 6.5.2.22 Network Device Order The Network Device Order screen allows the user to control the order in which BIOS attempts to boot from the network bootable devices installed in the system. This screen is only available when there is at least one network bootable device available in the system configuration. To access this screen from the Main screen, select Boot Options > Network Device Order. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options Network Device Order Network Device #1 <Available bootable Network devices> Network Device #2 <Available bootable Network devices> Figure 38. Network Device Order Screen 6.5.2.23 BEV Device Order The BEV Device Order screen allows the user to control the order in which BIOS attempts to boot from the BEV Devices installed in the system. This screen is only available when there is at least one BEV device available in the system configuration. 90 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface To access this screen from the Main screen, select Boot Options > BEV Device Order. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options BEV Device Order BEV Device #1 <Available BEV devices> BEV Device #2 <Available BEV devices> Figure 39. BEV Device Order Screen 6.5.2.24 Add EFI Boot Option The Add EFI Boot Option screen allows the user to add an EFI boot option to the boot order. This screen is only available when there is at least one EFI bootable device present in the system configuration. The Internal EFI Shell Boot Option is permanent and cannot be added or deleted. To access this screen from the Main screen, select Boot Options > Add EFI Boot Option. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options Add EFI Boot Option Add boot option label Select File system <Available File systems> Path for boot option Save Figure 40. Add EFI Boot Option Screen 6.5.2.25 Delete EFI Boot Option The Delete EFI Boot Option screen allows the user to remove an EFI boot option from the boot order. The Internal EFI Shell Boot Option will not be listed, since it is permanent and cannot be added or deleted. Revision 2.4 Intel order number G13326-007 91 BIOS User Interface Intel(R)Server Board S1200BT TPS To access this screen from the Main screen, select Boot Options > Delete EFI Boot Option. To move to another screen, press the <Esc> key to return to the Boot Options screen, then select the desired screen. Boot Options Delete EFI Boot Option Delete Boot Option Select one to Delete/Internal EFI Shell Figure 41. Delete EFI Boot Option Screen 6.5.2.26 Boot Manager Screen (Tab) The Boot Manager screen allows the user to view a list of devices available for booting, and to select a boot device for immediately booting the system. Note: This list is not in order according to the system Boot Option order. The Internal EFI Shell will always be available, regardless of whether any other bootable devices are available. To access this screen from the Main screen or other top-level Tab screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Boot Manager screen is selected. Main Advanced Security Server Management Boot Options Boot Manager [Internal EFI Shell] <Boot device #1> <Boot Option #2> <Boot Option #n> Figure 42. Boot Manager Screen 6.5.2.27 Error Manager Screen (Tab) The Error Manager screen displays any POST Error Codes encountered during BIOS POST, along with an explanation of the meaning of the code. 92 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS BIOS User Interface To access this screen from the Main screen or other top-level Tab screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Error Manager screen is selected. Error Manager ERROR CODE Exit SEVERITY INSTANCE Figure 43. Error Manager Screen 6.5.2.28 System Event Log Screen (Tab) The System Event Log screen appears only for server boards (other than Compute Module boards) which do not have an onboard Baseboard Management Controller. These boards maintain the System Event Log internally by using the SMBIOS Type 15 mechanism. The System Event Log viewer can display as many log records as are stored in a single page. Each Event Record is displayed on one line. The most recent Event Record is displayed on the top. When there are more Event Records that can be displayed at once, the <PageUp> and <PageDown> keys can be used. There is also a scroll bar to allow users to view the logs from beginning to the end. Note: When the System Event Log is full, or when the user wishes to remove the current Event Records, the user can choose Clear System Event Log in Setup. System Event Log No. Event Info Time 005 M-BIT MEM ECC Error CPU0 Ch 0 Dimm0 10/15/09 15:12:23 004 S-BIT MEM ECC Error CPU0 Ch 0 Dimm0 10/15/09 15:11:25 003 PCIE UNCOR ERR Bus0 Dev 1C Fun0 10/15/09 15:08:36 002 MEM Parity Error CPU0 Ch 0 Dimm0 10/15/09 15:07:11 001 Thermal Trip Occurred. 10/15/09 15:05:05 Figure 44. System Event Log Screen (S1200BTS) Revision 2.4 Intel order number G13326-007 93 BIOS User Interface 6.5.2.29 Intel(R)Server Board S1200BT TPS Exit Screen (Tab) The Exit screen allows the user to choose whether to save or discard the configuration changes made on other Setup screens. It also allows the user to restore the BIOS settings to the factory defaults or to save or restore them to a set of user-defined default values. If Load Default Values is selected, the factory default settings (noted in bold in the tables in this chapter) are applied. If Load User Default Values is selected, the system is restored to previously saved user-defined default values. To access this screen from the Main screen or other top-level "Tab" screen, press the right or left arrow keys to traverse the tabs at the top of the Setup screen until the Exit screen is selected. Error Manager Exit Save Changes and Exit Discard Changes and Exit Save Changes Discard Changes Load Default Values Save as User Default Values Load User Default Values Figure 45. Exit Screen 94 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Connector/Header Locations and Pin-outs 7. Connector/Header Locations and Pin-outs 7.1 Board Connector Information The following section provides detailed information regarding all connectors, headers, and jumpers on the server board. It lists all connector types available on the board and the corresponding reference designators printed on the silkscreen. Table 18. Board Connector Matrix on S1200BTL/S1200BTLRM Connector Quantity Reference Designators Connector Type Pin Count Power supply 3 J9G1, J9A1, and J9F1 Main power CPU power P/S aux 24 8 5 CPU Main memory 1 4 J7D1 J8H1, J8H2, J8H3, and J9H1 CPU sockets DIMM sockets 1155 240 (R) 1 J4B1 Header 8 (R) Intel RMM4 Dedicated NIC 1 J5C1 Header 30 SAS Module CPU Fan 1 1 J2H1 J5J1 Header Header 50 4 System Fans Battery 4 1 J1J4, J5J2, J7J1, and J7B1 BT5B1 Header Battery holder 4 3 NIC/Stack 2x USB Video 2 1 J5A1 and J6A1 J7A1 Dual USB External DSub 8 15 Serial port A Serial port B 1 1 J8A1 J1B2 Connector Header 9 9 Front panel Dual- USB Internal Header 1 2 J1C1 J1D1, J1E1 Header Header 24 10 PCI-E x16 PCI-E x8 1 3 J4B3 J2B2, J3B1, and J4B2 Card Edge Card Edge 164 98 PCI 32 Chassis Intrusion 1 1 J1B1 J4A1 Card Edge Header 120 2 6Gb/s Serial ATA 3Gb/s Serial ATA 2 4 J1H1,J1H3 J1H4, J1H2, J1G1, and J1F4 Header Header 7 7 IPMB HSBP 1 1 J1H5 J1J2 Header Header 4 4 Smart Module 1 J3F2 Header 10 SATA RAID key SATA_SGPIO 1 1 J4A3 J1J3 Header Header 4 4 Intel RMM4 Lite Revision 2.4 Intel order number G13326-007 95 Connector/Header Locations and Pin-outs Intel(R)Server Board S1200BT TPS Table 19. Board Connector Matrix on S1200BTS Connector Quantity Reference Designators Power supply 2 J9G1 and J9A1 CPU 1 Main memory 4 CPU Fan System Fans Connector Type Pin Count J5J1 Main power CPU power CPU sockets 24 8 1155 J8H1, J8H2, J8H3, and J9H1 DIMM sockets 240 1 3 J4J1 J2J3, J7J1, and J7B1 Header Header 4 4 Battery NIC/Stack 2x USB 1 2 BT2E1 JA4A1 and JA5A1 Battery holder Dual USB 3 8 Video Serial port A 1 1 J6A1 J8A1 External DSub Connector 15 9 Front panel USB Internal Header 1 1 J1C2 J1E1 Header Header 24 10 PCI-E x16 PCI-E x8 1 2 J4B1 J2B1 and J3B1 Card Edge Card Edge 164 98 PCI 32 Chassis Intrusion 1 1 J1B1 J3G1 Card Edge Header 120 2 3Gb/s Serial ATA SATA RAID key 6 1 J1J1, J1J2, J1J3, J1J4, J1H1, and J1H2 J3A1 Header Header 7 4 SATA_SGPIO 1 J1J2 Header 4 7.2 Power Connectors The main power supply connection uses an SSI-compliant 2x12 pin connector (J9G1). In addition, there is one additional power related connector - one SSI-compliant 2x4 pin power connector (J9G1), which provides 12-V power to the CPU VRD. The following tables define the connector pin-outs: Table 20. Baseboard Power Connector Pin-out (J9G1) Pin 96 Signal Pin Signal 1 +3.3 Vdc 13 +3.3 Vdc 2 +3.3 Vdc 14 -12 Vdc 3 GND 15 GND 4 +5 Vdc 16 PS_ON# 5 GND 17 GND 6 +5 Vdc 18 GND 7 GND 19 GND 8 PWRGD_PS 20 NC 9 5 VSB 21 +5 Vdc 10 +12 Vdc 22 +5 Vdc 11 +12 Vdc 23 +5 Vdc 12 +3.3 Vdc 24 GND Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Connector/Header Locations and Pin-outs Table 21. SSI Processor 8-PIN Power Connector Pin-out (J9A1) Pin 7.3 Signal Pin Signal 1 GND 5 P12V1 2 GND 6 P12V1 3 GND 7 P12V1 4 GND 8 P12V1 System Management Headers 7.3.1 Intel(R)Remote Management Module 4 (Intel(R)RMM4) Lite connetor and Dedicated NIC connector An Intel(R) RMM 4 lite connector (J4B1) is included on the server board to support the optional Intel(R) Remote Management Module 4 lite. This server board does not support third-party management cards. Note: This connector is not compatible with the Intel(R) Remote Management Module (Intel(R) RMM), the Intel(R) Remote Management Module 2 (Intel(R) RMM2) or the Intel(R) Remote Management Module 3 (Intel(R) RMM3). (R) Table 22. Intel RMM4 lite Connector Pin-out (J4B1) Pin 1 3 5 7 Name VCC KEY DO CS_N Pin 2 4 6 8 Name DI CLK GND GND There is an Intel(R) Remote Management Module 4 (Intel(R) RMM4) Dedicated NIC connector (J5C1). Table 23. Dedicated NIC connector for RMM4 Pin 1 3 5 7 9 11 13 15 17 19 21 23 Name 3V3_AUX 3V3_AUX GND GND GND GND GND GND GND GND GND 25 GND GND 27 Revision 2.4 GND Pin 2 4 6 8 10 12 14 16 18 20 22 24 Name MDIO MDC TXD_0 TXD_1 TXD_2 TXD_3 TX_CTL RX_CTL RXD_0 RXD_1 RXD_2 26 TX_CLK RX_CLK 28 RXD_3 Intel order number G13326-007 97 Connector/Header Locations and Pin-outs Pin 29 7.3.2 Intel(R)Server Board S1200BT TPS Name GND Pin 30 Name PRESENT# LPC/IPMB Header Table 24. LPC/IPMB Header Pin-out (J1H5) 7.3.3 Pin 1 Signal Name SMB_IPMB_5VSB_DAT 2 3 GND SMB_IPMB_5VSB_CLK 4 P5V_STBY Description Integrated BMC IMB 5V standby data line Ground Integrated BMC IMB 5V standby clock line +5 V standby power HSBP Header Table 25. HSBP Header Pin-out (J1J2) Pin 1 2 3 4 7.3.4 Signal Name SMB_HSBP_5V_DAT GND SMB_HSBP_5V_CLK FM_HSBP_ADD_C2 SGPIO Header Table 26. SGPIO Header Pin-out (J1J3 on S1200BTL/S1200BTLRM and J2J2 on S1200BTS) Pin 1 2 3 4 5 7.4 Signal Name SGPIO_CLOCK SGPIO_LOAD GND SGPIO_DATAOUT0 SGPIO_DATAOUT1 Description SGPIO Clock Signal SGPIO Load Signal SGPIO Data Out SGPIO Data In Front Control Panel Connector The server board provides a 24-pin SSI front panel connector (J1C1) for use with Intel(R) and third-party chassis. The following table provides the pin-out for this connector. Table 27. Front Panel SSI Standard 24-pin Connector Pin-out (J1C1 on S1200BTL/S1200BTLRM or J1C2 on S1200BTS) Pin 1 3 5 7 9 11 13 15 17 19 21 23 98 Signal Name P3V3_AUX NC PWR_LED_N P3V3 LED_HDD_ACT_N FP_PWR_BTN_N GND FP_RST_BTN_N GND FP_ID_BTN_N PU_FM_SIO_TEMP_SENSOR FP_NMI_BTN_N Pin 2 4 6 8 10 12 14 16 18 20 22 24 Signal Name P3V3_AUX P5V_STBY TP_LED_ID_N LED_STS_GREEN_N LED_STS_AMBER_N LED_ NIC1_ACT LED_NIC1_LINK_N SMB_SEN_3V3SB_DAT SMB_SEN_3V3SB_CLK INTRUDER_HDR LED_ NIC2_ACT LED_ NIC2_LINK_N Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Connector/Header Locations and Pin-outs Combined system BIOS and the Integrated BMC support provide the functionality of the various supported control panel buttons and LEDs. The following sections describe the supported functionality of each control panel feature. Note: Control panel features are also routed through the bridge board connector at location J1C1 as is implemented in Intel(R) Server Systems configured using a bridge board and a hotswap backplane. 7.4.1 Power Button The BIOS supports a front control panel power button. Pressing the power button initiates a request that the Integrated BMC forwards to the ACPI power state machines in the chipset. It is monitored by the Integrated BMC and does not directly control power on the power supply. Power Button -- Off to On The Integrated BMC monitors the power button and the wake-up event signals from the chipset. A transition from either source results in the Integrated BMC starting the powerup sequence. Since the processor are not executing, the BIOS does not participate in this sequence. The hardware receives the power good and reset signals from the Integrated BMC and then transitions to an ON state. Power Button -- On to Off (Operating system absent) The System Control Interrupt (SCI) is masked. The BIOS sets up the power button event to generate an SMI and checks the power button status bit in the ACPI hardware registers when an SMI occurs. If the status bit is set, the BIOS sets the ACPI power state of the machine in the chipset to the OFF state. The Integrated BMC monitors power state signals from the chipset and de-asserts PS_PWR_ON to the power supply. As a safety mechanism, if the BIOS fails to service the request, the Integrated BMC automatically powers off the system in four to five seconds. Power Button -- On to Off (Operating system present) If an ACPI operating system is running, pressing the power button switch generates a request using SCI to the operating system to shut down the system. The operating system retains control of the system and the operating system policy determines the sleep state into which the system transitions, if any. Otherwise, the BIOS turns off the system. 7.4.2 Reset Button The platform supports a front control panel reset button. Pressing the reset button initiates a request forwarded by the Integrated BMC to the chipset. The BIOS does not affect the behavior of the reset button. Revision 2.4 Intel order number G13326-007 99 Connector/Header Locations and Pin-outs 7.4.3 Intel(R)Server Board S1200BT TPS System Status Indicator LED (R) The Intel Server Board S1200BTL/S1200BTLRM has a system status indicator LED on the front panel. This indicator LED has specific states and corresponding interpretation as shown in the following table. Table 28. System Status LED Indicator States Color Green Green State Solid on ~1 Hz blink Criticality Ok Degraded Amber ~1 Hz blink Non-critical Amber Solid on Critical, nonrecoverable Off N/A Not ready Description System booted and ready System degraded: Non-critical temperature threshold asserted Non-critical voltage threshold asserted Non-critical fan threshold asserted Fan redundancy lost, sufficient system cooling maintained. This does not apply to non-redundant systems Power supply predictive failure Power supply redundancy lost. This does not apply to non-redundant systems Correctable errors over a threshold of 10 and migrating to a spare DIMM (memory sparing). This indicates the user no longer has spared DIMMs indicating a redundancy lost condition. Corresponding DIMM LED should light up 4 Non-fatal alarm - system is likely to fail: CATERR asserted Critical temperature threshold asserted Critical voltage threshold asserted Critical fan threshold asserted VRD hot asserted SMI Timeout asserted Fatal alarm - system has failed or shutdown: Thermtrip asserted Non-recoverable temperature threshold asserted Non-recoverable voltage threshold asserted Power fault/Power Control Failure Fan redundancy lost, insufficient system cooling. This does not apply to non-redundant systems AC power off, if no degraded, non-critical, critical, or non-recoverable conditions exist Notes: 1. The BIOS detects these conditions and sends a Set Fault Indication command to the Integrated BMC to provide the contribution to the system status LED. 2. Support for upper non-critical limit is not provided in the default SDR configuration. However, if a user does enable this threshold in the SDR, then the system status LED should behave as described. There is no precedence or lock-out mechanism for the control sources. When a new request arrives, all previous requests are terminated. For example, if the chassis ID LED is blinking and the chassis ID button is pressed, then the chassis ID LED changes to solid on. If the button is pressed again with no intervening commands, the chassis ID LED turns off. 100 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 7.5 Connector/Header Locations and Pin-outs I/O Connectors 7.5.1 VGA Connector The following table details the pin-out definition of the VGA connector (J7A1 on S1200BTL/S1200BTLRM and J6A1 on S1200BTS): Table 29. VGA Connector Pin-out Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 7.5.2 Signal Name V_IO_R_CONN V_IO_G_CONN V_IO_B_CONN TP_VID_CONN_B4 GND GND GND GND TP_VID_CONN_B9 GND TP_VID_CONN_B11 V_IO_DDCDAT V_IO_HSYNC_CONN V_IO_VSYNC_CONN V_IO_DDCCLK Description Red (analog color signal R) Green (analog color signal G) Blue (analog color signal B) No connection Ground Ground Ground Ground No connection Ground No connection DDCDAT HSYNC (horizontal sync) VSYNC (vertical sync) DDCCLK Rear NIC and USB connector The server board provides two stacked RJ-45/2xUSB connectors side-by-side on the back edge of the board. The pin-out for NIC connectors is identical and defined in the following table: Table 30. RJ-45 10/100/1000 NIC Connector Pin-out Pin 1 3 5 7 9 11 13 15 17 19 21 Signal Name P5V_USB_PWR75 USB_PCH_11_FB_DP P5V_USB_PWR75 USB_PCH_10_FB_DP P1V9_LAN2_R NIC2_MDIN<0> NIC2_MDIN<1> NIC2_MDIN<2> NIC2_MDIN<3> LED_NIC2_1 LED_NIC2_LINK100_R_0 Pin 2 4 6 8 10 12 14 16 18 20 22 Signal Name USB_PCH_11_FB_DN GND USB_PCH_10_FB_DN GND NIC2_MDIP<0> NIC2_MDIP<1> NIC2_MDIP<2> NIC2_MDIP<3> GND P3V3_AUX LED_NIC2_LINK1000_2 Table 31. RJ-45 10/100/1000 NIC Connector Pin-out (J6A1) Pin 1 3 5 7 9 11 13 15 Revision 2.4 Signal Name P5V_USB_PWR75 USB_PCH_11_FB_DP P5V_USB_PWR75 USB_PCH_10_FB_DP P1V8_PHY_VCT_R NIC1_MDIN<0> NIC1_MDIN<1> NIC1_MDIN<2> Pin 2 4 6 8 10 12 14 16 Signal Name USB_PCH_11_FB_DN GND USB_PCH_10_FB_DN GND NIC1_MDIP<0> NIC1_MDIP<1> NIC2_MDIP<2> NIC2_MDIP<3> Intel order number G13326-007 101 Connector/Header Locations and Pin-outs Pin 17 19 21 7.5.3 Intel(R)Server Board S1200BT TPS Signal Name NIC1_MDIN<3> LED_NIC1_LINK_ACT_0_R LED_NIC1_2 Pin Signal Name GND P3V3_AUX LED_NIC1_LINK1000_1 18 20 22 SATA The sever board provides up to two 6Gb/s SATA connectors and four 3Gb/s SATA connectors. The pin configuration for each connector is identical and defined in the following table: Table 32. 6Gb/s SATA Connector Pin-Out Pin 1 2 3 4 5 6 7 Signal Name GND SATA_TX_P SATA_TX_N GND SATA_RX_N SATA_RX_P GND Table 33. 3Gb/s SATA Connector Pin-out Pin 1 2 3 4 5 6 7 7.5.4 Signal Name GND SATA/SAS_TX_P_C SATA/SAS_TX_N_C GND SATA/SAS_RX_N_C SATA/SAS_RX_P_C GND Description Ground Positive side of transmit differential pair Negative side of transmit differential pair Ground Negative side of receive differential pair Positive side of receive differential pair Ground SAS Mezzanine Connectors (R) The Intel Server Board S1200BTL/S1200BTLRM provides one internal 50-pin SAS Mezzanine connector. The pin configuration is identical and defined in the following table: Table 34. SAS Connector Pin-out (J2H1) Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 102 Signal Name P3V3_AUX RST_PLTRST_SAS_N FM_SW_RAID_MODE GND P2E_CPU_SAS_TX_C_DP0 P2E_CPU_SAS_TX_C_DN0 GND GND P2E_CPU_SAS_TX_C_DP1 P2E_CPU_SAS_TX_C_DN1 GND GND P2E_CPU_SAS_TX_C_DP2 P2E_CPU_SAS_TX_C_DN2 GND Pin 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Signal Name P3V3_AUX GND P2E_CPU_SAS_RX_DP0 P2E_CPU_SAS_RX_DN0 GND GND P2E_CPU_SAS_RX_DP1 P2E_CPU_SAS_RX_DN1 GND GND P2E_CPU_SAS_RX_DP2 P2E_CPU_SAS_RX_DN2 GND GND P2E_CPU_SAS_RX_DP3 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Pin 16 17 18 19 20 21 22 23 24 25 7.5.5 Connector/Header Locations and Pin-outs Signal Name GND P2E_CPU_SAS_TX_C_DP3 P2E_CPU_SAS_TX_C_DN3 GND TP_SAS_PRSNT PE_WAKE_N SAS_CNFG_RST_N P3V3 P3V3 P3V3 Pin 41 42 43 44 45 46 47 48 49 50 Signal Name P2E_CPU_SAS_RX_DN3 GND GND CLK_100M_PCH_SAS_DP CLK_100M_PCH_SAS_DN GND LED_HDD_ACTIVITY_1_N P3V3 P3V3 P3V3 Serial Port Connectors The server board provides one external DB9 Serial A port (J8A1) and one internal 9-pin serial B header (J1B2). The following tables define the pin-outs: Table 35. External Serial A Port Pin-out (J8A1) Pin 1 2 3 4 5 6 7 8 9 10 Signal Name SPA_DCD SPA_SIN_L SPA_SOUT_N SPA_DTR GND SPA_DSR SPA_RTS SPA_CTS SPA_RI NC Description DCD (carrier detect) RXD (receive data) TXD (Transmit data) DTR (Data terminal ready) Ground DSR (data set ready) RTS (request to send) CTS (clear to send) RI (Ring Indicate) Table 36. Internal 9-pin Serial B Header Pin-out (J1B2) Pin 1 2 3 4 5 6 7 8 9 10 7.5.6 Signal Name SPB_DCD SPB_DSR SPB_SIN_L SPB_RTS SPB_SOUT_N SPB_CTS SPB_DTR SPB_RI SPB_EN_N NC Description DCD (carrier detect) DSR (data set ready) RXD (receive data) RTS (request to send) TXD (Transmit data) CTS (clear to send) DTR (Data terminal ready) RI (Ring indicate) Enable USB Connector There are four external USB ports on two NIC/USB combinations. Section 7.5.2 details the pinout of the connector. Revision 2.4 Intel order number G13326-007 103 Connector/Header Locations and Pin-outs Intel(R)Server Board S1200BT TPS Two 2x5 connector on the server board (J1D1 and J1E1) provides an option to support an additional USB port, each connector supporting two USB ports. The following table defines the pin-out of the connector: Table 37. Internal USB Connector Pin-out ( J1E1 and J1D1) Pin 1 2 3 4 5 6 7 8 9 10 Signal Name USB2_VBUS4 USB2_VBUS5 USB_ICH_P4N_CONN USB_ICH_P5N_CONN USB_ICH_P4P_CONN USB_ICH_P5P_CONN Ground Ground Key TP_USB_ICH_NC Description USB power (port 4) USB power (port 5) USB port 4 negative signal USB port 5 negative signal USB port 4 positive signal USB port 5 positive signal No pin Test point One 2x5 connectors on the server board provides an option to support Smart module. The following table defines the pin-out of the connector: Table 38. Pin-out of Internal USB Connector for low-profile Smart module (J3F2) Pin 1 2 3 4 5 6 7 8 9 10 7.6 Signal Name +5V NC USB Data NC USB Data + NC Ground NC Key LED# Description USB power N/A USB port ## negative signal N/A USB port ## positive signal N/A N/A N/A No pin Activity LED PCI Express* Slot/PCI Slot/Riser Card Slot A PCI-E Riser card will enable a PCI-E add-on card to be accommodated in the 1U chassis. The following table shows the pin-out for this riser slot: Table 39. Pin-out of adaptive riser slot/PCI Express slot 6 Pin B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 104 Signal +12V +12V RSVD GND SMCLK SMDATA GND +3.3V JTAG1 +3.3VAUX Description P12V P12V P12V GND PU_S6_SMBCLK PU_S6_SMBDAT GND P3V3 JTAG_S6_TRST_N P3V3_AUX Pin A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 Signal PRSNT1_N +12V +12V GND JTAG2 JTAG3 JTAG4 JTAG5 +3_3V +3_3V Intel order number G13326-007 Description GND P12V P12V GND P3V3_RISER_A5 JTAG_S6_TDI NC P3V3_RISER_A8 P3V3 P3V3 Revision 2.4 Intel(R)Server Board S1200BT TPS Pin B11 Signal WAKE_N Connector/Header Locations and Pin-outs Description FM_PE_WAKE_N KEY KEY B12 RSVD B13 GND B14 PETP0 B15 PETN0 B16 GND B17 PRSNT2_N B18 GND B19 PETP1 B20 PETN1 B21 GND B22 GND B23 PETP2 B24 PETN2 B25 GND B26 GND B27 PETP3 B28 PETN3 B29 GND B30 RSVD B31 PRSNT2_N B32 GND End of x4 B33 PETP4 B34 PETN4 B35 GND B36 GND B37 PETP5 B38 PETN5 B39 GND B40 GND B41 PETP6 B42 PETN6 B43 GND B44 GND B45 PETP7 B46 PETN7 B47 GND B48 PRSNT2_N B49 GND End of x8 B50 PETP8 B51 PETN8 B52 GND B53 GND Revision 2.4 Pin A11 Signal PERST_N Description RST_PE_S236_N_R1 KEY KEY NC GND P2E_CPU_C_S6_TXP<7> P2E_CPU_C_S6_TXN<7> GND NC GND P2E_CPU_C_S6_TXP<6> P2E_CPU_C_S6_TXN<6> GND GND P2E_CPU_C_S6_TXP<5> P2E_CPU_C_S6_TXN<5> GND GND P2E_CPU_C_S6_TXP<4> P2E_CPU_C_S6_TXN<4> GND NC NC GND P2E_CPU_C_S6_TXP<3> P2E_CPU_C_S6_TXN<3> GND GND P2E_CPU_C_S6_TXP<2> P2E_CPU_C_S6_TXN<2> GND GND P2E_CPU_C_S6_TXP<1> P2E_CPU_C_S6_TXN<1> GND GND P2E_CPU_C_S6_TXP<0> P2E_CPU_C_S6_TXN<0> GND NC GND NC NC GND GND A12 GND A13 REFCLKP A14 REFCLKN A15 GND A16 PERP0 A17 PERN0 A18 GND A19 RSVD A20 GND A21 PERP1 A22 PERN1 A23 GND A24 GND A25 PERP2 A26 PERN2 A27 GND A28 GND A29 PERP3 A30 PERN3 A31 GND A32 RSVD End of x4 A33 RSVD A34 GND A35 PERP4 A36 PERN4 A37 GND A38 GND A39 PERP5 A40 PERN5 A41 GND A42 GND A43 PERP6 A44 PERN6 A45 GND A46 GND A47 PERP7 A48 PERN7 A49 GND End of x8 A50 RSVD A51 GND A52 PERP8 A53 PERN8 Intel order number G13326-007 GND CLK_100M_SLOT6A_DP CLK_100M_SLOT6A_DPN GND P2E_CPU_S6_RXP<7> P2E_CPU_S6_RXN<7> GND NC GND P2E_CPU_S6_RXP<6> P2E_CPU_S6_RXN<6> GND GND P2E_CPU_S6_RXP<5> P2E_CPU_S6_RXN<5> GND GND P2E_CPU_S6_RXP<4> P2E_CPU_S6_RXN<4> GND NC NC GND P2E_CPU_S6_RXN<3> P2E_CPU_S6_RXP<3> GND GND P2E_CPU_S6_RXN<2> P2E_CPU_S6_RXP<2> GND GND P2E_CPU_S6_RXN<1> P2E_CPU_S6_RXP<1> GND GND P2E_CPU_S6_RXN<0> P2E_CPU_S6_RXP<0> GND NC GND NC NC 105 Connector/Header Locations and Pin-outs Pin B54 B55 B56 B57 B58 B59 B60 B61 B62 B63 B64 B65 B66 B67 B68 B69 B70 B71 B72 B73 B74 B75 B76 B77 B78 B79 B80 B81 B82 Signal Intel(R)Server Board S1200BT TPS Description PETP9 PETN9 GND GND PETP10 PETN10 GND GND PExP11 PETN11 GND GND PETP12 PETN12 GND GND PETP13 PETN13 GND GND PETP14 PETN14 GND GND PETP15 PETN15 GND PRSNT2_N NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND RSVD NC NC Pin A54 A55 A56 A57 A58 A59 A60 A61 A62 A63 A64 A65 A66 A67 A68 A69 A70 A71 A72 A73 A74 A75 A76 A77 A78 A79 A80 A81 A82 Signal GND GND PERP9 PERN9 GND GND PERP10 PERN10 GND GND PERP11 PERN11 GND GND PERP12 PERN12 GND GND PERP13 PERN13 GND GND PERP14 PERN14 GND GND PERP15 PERN15 GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC GND GND NC NC Description GND GND Table 40. Three PCI Express* x8 connectors (J2B2, J3B1, and J4B2) Pin Signal Pin Signal Pin Signal Pin Signal A1 PRSNT1# B1 +12V A26 HSIP[2] B26 GND A2 A3 A4 A5 +12V +12V GND JTAG2/TCk B2 B3 B4 B5 +12V RESERVED GND SMCLK A27 A28 A29 A30 GND GND HSIP[3] HSIN[3] B27 B28 B29 B30 HSOP[3] HSON[3] GND RESERVED A6 JTAG3/TDI B6 SMDAT A31 GND B31 PRSNT2# A7 A8 A9 A10 JTAG4/TDO JTAG5/TMS +3.3V +3.3V B7 B8 B9 B10 GND +3.3V JTAG1/TRST# 3.3VAUX A32 A33 A34 A35 B32 B33 B34 B35 GND HSOP[4] HSON[4] GND A11 PERST# B11 WAKE# A36 RESERVED RESERVED GND HSIP[4] HSIN[4] B36 GND A12 A13 A14 GND REFCLK+ REFCLK- B12 B13 B14 RESERVED GND HSOP[0] A37 A38 A39 GND GND HSIP[5] B37 B38 B39 HSOP[5] HSON[5] GND 106 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Pin Signal Connector/Header Locations and Pin-outs Pin Signal Pin Signal Pin Signal A15 A16 A17 A18 GND HSIP[0] HSIN[0] GND B15 B16 B17 B18 HSON[0] GND PRSNT2# GND A40 A41 A42 A43 HSIN[5] GND GND HSIP[6] B40 B41 B42 B43 GND HSOP[6] HSON[6] GND A19 A20 A21 A22 RESERVED GND HSIP[1] HSIN[1] B19 B20 B21 B22 HSOP[1] HSON[1] GND GND A44 A45 A46 A47 HSIN[6] B44 B45 B46 B47 GND HSOP[7] HSON[7] GND A23 GND B23 HSOP[2] A48 GND GND HSIP[7] HSIN[7] B48 PRSNT2# A24 A25 GND HSIP[2] B24 B25 HSON[2] GND A49 GND B49 GND Table 41. One PCI X32 connector (J1B1) Pin # B1 Signal -12V Pin # A1 Signal TRST# Pin # B32 Signal AD[17] Pin # A32 AD[16] B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 TCK Ground TDO +5V +5V INTB# INTD# PRSNT1# RSVD PRSNT2# GND GND RSVD Ground CLK Ground REQ# V_IO AD[31] AD[29] Ground AD[27] AD[25] +3.3V C/BE[3]# AD[23] Ground AD[21] AD[19] +3.3V A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 +12V TMS TDI +5V INTA# INTC# +5V RSVD V_IO RSVD GND GND 3.3Vaux RST# V_IO GNT# Ground PME# AD[30] +3.3V AD[28] AD[26] Ground AD[24] IDSEL +3.3V AD[22] AD[20] Ground AD[18] B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47 B48 B49 B50 B51 B52 B53 B54 B55 B56 B57 B58 B59 B60 B61 B62 C/BE[2]# Ground IRDY# +3.3V DEVSEL# Ground LOCK# PERR# +3.3V SERR# +3.3V C/BE[1]# AD[14] Ground AD[12] AD[10] M66EN KEY KEY AD[08] AD[07] +3.3V AD[05] AD[03] Ground AD[01] V_IO ACK64# +5V +5V A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62 +3.3V FRAME# Ground TRDY# Ground STOP# +3.3V RSVD RSVD Ground PAR AD[15] +3.3V AD[13] AD[11] Ground AD[09] KEY KEY C/BE[0]# +3.3V AD[06] AD[04] Ground AD[02] AD[00] V_IO REQ64# +5V +5V Revision 2.4 Intel order number G13326-007 Signal 107 Connector/Header Locations and Pin-outs 7.7 Intel(R)Server Board S1200BT TPS Fan Headers The server board provides five SSI-compliant 4-pin fan headers to be used as the CPU and chassis. The pin configuration for each of the 4-pin fan headers is identical and defined in the following table: One 4-pin fan headers are designated as processor cooling fans: o o o o o CPU fan (J5J1 on S1200BTL/S1200BTLRM and J4J1 on S1200BTS) SYS1 fan (J1J4 on S1200BTL/S1200BTLRM and J7J1 on S1200BTS) SYS2 fan (J5J2 on S1200BTL/S1200BTLRM and J7B1 on S1200BTS) SYS3 fan (J7J1 on S1200BTL/S1200BTLRM and J2J1 on S1200BTS) SYS4 fan (J7B1 for S1200BTL/S1200BTLRM) Table 42. SSI 4-pin Fan Header Pin-out 1 2 3 Pin Signal Name Ground 12 V Fan Tach Type GND Power In 4 Fan PWM Out 108 Description Ground is the power supply ground Power supply 12 V FAN_TACH signal is connected to the Integrated BMC to monitor the fan speed FAN_PWM signal to control fan speed Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 8. Jumper Blocks Jumper Blocks The server board has several 3-pin jumper blocks that can be used to configure, protect, or recover specific features of the server board. Figure 46. Jumper Blocks (J4A2, J1F1, J1F3, J1F2, and J1E2) on S1200BTL/S1200BTLRM Table 43. Server Board Jumpers (J1F1, J1F2, J1F3, J1E2, and J4A2) on S1200BTL/S1200BTLRM Jumper Name J1E2: CMOS Clear Pins 1-2 2-3 J1F2: ME Force Update J1F1: Password Clear 1-2 2-3 1-2 2-3 J1F3: BIOS Recovery 1-2 2-3 J4A2: BMC Force Update 1-2 2-3 Revision 2.4 System Results These pins should have a jumper in place for normal system operation (Default) If these pins are jumpered with AC power plugged, the CMOS settings are cleared within five seconds. These pins should not be jumpered for normal operation ME Firmware Force Update Mode - Disabled (Default) ME Firmware Force Update Mode - Enabled These pins should have a jumper in place for normal system operation (Default) If these pins are jumpered, administrator and user passwords are cleared within 5-10 seconds after the system is powered on. These pins should not be jumpered for normal operation These pins should have a jumper in place for normal system operation (Default) Given that the main system BIOS will not boot with these pins jumpered, system can only boot from EFI-bootable recovery media with the recovery BIOS image Integrated BMC Firmware Force Update Mode - Disabled (Default) Integrated BMC Firmware Force Update Mode - Enabled Intel order number G13326-007 109 Jumper Blocks Intel(R)Server Board S1200BT TPS Figure 47. Jumper Blocks (J2G1, J1G1, J1H3, and J2J1) on S1200BTS Table 44. Server Board Jumpers (J2G1, J1G1, J1H3, and J2J1) on S1200BTS Jumper Name J1H3: CMOS Clear Pins 1-2 2-3 J1J2: ME Force Update J1G1: Password Clear 1-2 2-3 1-2 2-3 J2G1: BIOS Recovery 1-2 2-3 110 System Results These pins should have a jumper in place for normal system operation (Default) If these pins are jumpered with AC power plugged, the CMOS settings are cleared within five seconds. These pins should not be jumpered for normal operation ME Firmware Force Update Mode - Disabled (Default) ME Firmware Force Update Mode - Enabled These pins should have a jumper in place for normal system operation. (Default) If these pins are jumpered, administrator and user passwords are cleared within 5-10 seconds after the system is powered on. These pins should not be jumpered for normal operation These pins should have a jumper in place for normal system operation (Default) Given that the main system BIOS will not boot with these pins jumpered, system can only boot from EFI-bootable recovery media with the recovery BIOS image Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 8.1 Jumper Blocks CMOS Clear and Password Reset Usage Procedure The CMOS Clear and Password Reset recovery features are designed such that the desired operation can be achieved with minimal system downtime. The usage procedure for these two features has changed from previous generation Intel(R) server boards. The following procedure outlines the new usage model. 8.1.1 Clearing the CMOS To clear the CMOS, perform the following steps: 1. Power down the server. Do not unplug the power cord. 2. Open the server chassis. For instructions, see your server chassis documentation. 3. Move jumper from the default operating position (covering pins 1 and 2) to the reset/clear position (covering pins 2 and 3). 4. Wait five seconds. 5. Remove AC power. 6. Move the jumper back to the default position (covering pins 1 and 2). 7. Close the server chassis. 8. Power up the server. The CMOS is now cleared and can be reset by going into the BIOS setup. Note: Removing AC power before performing the CMOS clear operation causes the system to automatically power up and immediately power down, after the procedure is followed and AC power is re-applied. If this happens, remove the AC power cord again, wait 30 seconds, and reinstall the AC power cord. Power up the system and proceed to the <F2> BIOS Setup utility to reset the preferred settings. 8.1.2 Clearing the Password To clear the password, perform the following steps: 1. Power down the server. Do not unplug the power cord. 2. Open the chassis. For instructions, see your server chassis documentation. 3. Move jumper from the default operating position (covering pins 1 and 2) to the password clear position (covering pins 2 and 3). 4. Close the server chassis. 5. Power up the server and wait 10 seconds or until POST completes. 6. Power down the server. 7. Open the chassis and move the jumper back to the default position (covering pins 1 and 2). 8. Close the server chassis. 9. Power up the server. Revision 2.4 Intel order number G13326-007 111 Jumper Blocks Intel(R)Server Board S1200BT TPS The password is now cleared and can be reset by going into the BIOS setup. 8.2 Integrated BMC Force Update Procedure (for The Intel(R)Server Board S1200BTL/S1200BTLRM) When performing the standard Integrated BMC firmware update procedure, the update utility places the Integrated BMC into an update mode, allowing the firmware to load safely onto the flash device. In the unlikely event the Integrated BMC firmware update process fails due to the Integrated BMC not being in the proper update state, the server board provides an Integrated BMC Force Update jumper (J4A2), which forces the Integrated BMC into the proper update state. The following procedure should be completed in the event the standard Integrated BMC firmware update process fails. 1. Power down and remove the AC power cord. 2. Open the server chassis. For instructions, see your server chassis documentation. 3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled position (covering pins 2 and 3). 4. Close the server chassis. 5. Reconnect the AC cord and power up the server. 6. Perform the Integrated BMC firmware update procedure as documented in the README.TXT file that is included in the given Integrated BMC firmware update package. After successful completion of the firmware update process, the firmware update utility may generate an error stating that the Integrated BMC is still in update mode. 7. Power down and remove the AC power cord. 8. Open the server chassis. 9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position (covering pins 1 and 2). 10. Close the server chassis. 11. Reconnect the AC cord and power up the server. Note: Normal Integrated BMC functionality is disabled with the Force Integrated BMC Update jumper set to the enabled position. The server should never be run with the Integrated BMC Force Update jumper set in this position. This jumper setting should only be used when the standard firmware update process fails. This jumper should remain in the default/disabled position when the server is running normally. 8.3 ME Force Update Jumper When performing the standard ME force update procedure, the update utility places the ME into an update mode, allowing the ME to load safely onto the flash device. In the unlikely event ME firmware update process fails due to ME not being in the proper update state, the server board provides an Integrated BMC Force Update jumper, which forces the ME into the proper update state. The following procedure should be completed in the event the standard ME firmware update process fails. 1. 112 Power down and remove the AC power cord. Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Jumper Blocks 2. Open the server chassis. For instructions, see your server chassis documentation. 3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled position (covering pins 2 and 3). 4. Close the server chassis. 5. Reconnect the AC cord and power up the server. 6. Perform the ME firmware update procedure as documented in the README.TXT file that is included in the given ME firmware update package (same package as BIOS). 7. Power down and remove the AC power cord. 8. Open the server chassis. 9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position (covering pins 1 and 2). 10. Close the server chassis. 11. Reconnect the AC cord and power up the server. 8.4 BIOS Recovery Jumper The following procedure boots the recovery BIOS and flashes the normal BIOS: 1. 2. 3. 4. Turn off the system power. Move the BIOS recovery jumper to the recovery state. Insert a bootable BIOS recovery media containing the new BIOS image files. Turn on the system power. The BIOS POST screen will appear displaying the progress, and the system will boot to the EFI shell. The EFI shell then executes the Startup.nsh batch file to start the flash update process. The user should then switch off the power and return the recovery jumper to its normal position. The user should not interrupt the BIOS POST on the first boot after recovery. When the flash update completes: 1. 2. 3. 4. 5. Remove the recovery media . Turn off the system power . Restore the jumper to its original position. Turn on the system power. Re-flash any custom blocks, such as user binary or language blocks. The system should now boot using the updated system BIOS. Revision 2.4 Intel order number G13326-007 113 Intel(R)Light Guided Diagnostics 9. Intel(R)Server Board S1200BT TPS Intel(R)Light Guided Diagnostics The server board has several on-board diagnostic LEDs to assist in troubleshooting board-level issues. This section shows where each LED is located on the server board and describes the function of each LED. 9.1 System Status LED (For S1200BTL/S1200BTLRM) The server board provides a system status indicator LED on the front panel. This indicator LED has specific states and corresponding interpretation as shown in the following table: Table 45. Front Panel LED Behavior Summary LED Power/Sleep Status Color Green Green Green Condition On Blink Off On Green Blink Amber On Amber Blink Off Global HDD Activity Green LAN 1-2 Green Green Blink Off On Blink Off Chassis Identification 9.2 Blue Blue On Blink Off Description Power on or S0 sleep S1 sleep or S3 standby only for workstation baseboards Off (also sleep S4/S5 modes) System ready/No alarm System ready, but degraded: redundancy lost such as PS or fan failure; non-critical temp/voltage threshold; battery failure; or predictive PS failure Critical alarm: Voltage, thermal, or power fault; CPU missing; insufficient power unit redundancy resource offset asserted Non-Critical failure: Critical temp/voltage threshold; VDR hot asserted; min number fans not present or failed AC power off: System unplugged AC power on: System powered off and in standby, no prior degraded\non-critical\critical state HDD access No access and no fault LAN link/ no access LAN access Idle Front panel chassis ID button pressed Unit selected for identification through software No identification Post Code Diagnostic LEDs During the system boot process, the BIOS executes several platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code on the POST code diagnostic LEDs found on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the diagnostic LEDs can be used to identify the last POST process executed. 114 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Intel(R)Light Guided Diagnostics Figure 48. POST Code Diagnostic LED Location A B C D E Revision 2.4 Status LED ID LED Diagnostic LED #7 (MSB LED) Diagnostic LED #6 Diagnostic LED #5 F G H I J Diagnostic LED #4 Diagnostic LED #3 Diagnostic LED #2 Diagnostic LED #1 Diagnostic LED #0 (LSB LED) Intel order number G13326-007 115 Design and Environmental Specifications Intel(R)Server Board S1200BT TPS 10. Design and Environmental Specifications 10.1 Intel(R)Server Board S1200BT/S1200BTLRM Design Specifications The operation of the server board at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability. Table 46. Server Board Design Specifications 1 Operating Temperature Non-Operating Temperature DC Voltage 0C to 55C (32F to 131F) -40C to 70C (-40F to 158F) 5% of all nominal voltages Shock (Unpackaged) Shock (Packaged) <20 pounds 20 to <40 pounds 40 to <80 pounds 80 to <100 pounds 100 to <120 pounds 120 pounds Vibration (Unpackaged) Trapezoidal, 50g, 170 inches/sec 36 inches 30 inches 24 inches 18 inches 12 inches 9 inches 5 Hz to 500 Hz 3.13 g RMS random Note: 1. (R) (R) Chassis design must provide proper airflow to avoid exceeding the Intel Xeon processor maximum case temperature. Disclaimer Note: Intel(R) ensures the unpackaged server board and system meet the shock requirement mentioned above through its own chassis development and system configuration. It is the responsibility of the system integrator to determine the proper shock level of the board and system if the system integrator chooses different system configuration or different chassis. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of its published operating or non-operating limits. 10.2 Board-level Calculated MTBF This section provides results of MTBF (Mean Time Between Failures) testing done by a thirdparty testing facility. MTBF is a standard measure for the reliability and performance of the board under extreme working conditions. The MTBF was measured at 172199 hours at 40 Celsius. Please go to http://www.intel.com/support/motherboards/server to get the updated MTBF report for Intel(R) Server Board S1200BT family. 116 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS 10.2.1 Design and Environmental Specifications Processor Power Support The server board supports the Thermal Design Power (TDP) guideline for Intel(R) Xeon(R) processor. The Flexible Motherboard Guidelines (FMB) was also followed to help determine the suggested thermal and current design values for anticipating future processor needs. The following table provides maximum values for Icc, TDP power, and TCASE for the Intel(R) Xeon(R) Processors: (R) (R) Table 47. Intel Xeon Processor TDP Guidelines TDP Power 95 W Maximum TCASE 67.0C Icc Maximum 150 A 10.3 Power Supply Output Requirements This section is for reference purposes only. The intent is to provide guidance to system designers to determine a power supply for use with this server board. This section specifies the power supply requirements Intel(R) used to develop a power supply for the Intel(R) Server System R1304BTLSHBN. The following tables define two power and current ratings for this 350-W power supply. The combined output power of all outputs should not exceed the rated output power. The power supply must meet both static and dynamic voltage regulation requirements for the minimum loading conditions: Table 48. 350-W Load Ratings Voltage +3.3 V Minimum Continuous 0.2A 14 A Maximum Continuous Peak +5 V +12 V 1.0 A 1.5A 18A 24 A 28A -12 V +5 VSB 0A 0.1 A 0.3A 2.0 A 2.5 A Notes: 1. Maximum continuous total DC output power should not exceed 350 W. 2. Peak total DC output power should not exceed 400 W. 3. Peak power and peak current loading should be supported for a minimum of 12 seconds. 4. Combined 3.3 V/5 V power should not exceed 100 W. Revision 2.4 Intel order number G13326-007 117 Design and Environmental Specifications 10.3.1 Intel(R)Server Board S1200BT TPS Grounding The grounds of the power supply output connector pins provide the power return path. The output connector ground pins are connected to the safety ground (power supply enclosure). This grounding is designed to ensure passing the maximum allowed common mode noise levels. The power supply is provided with a reliable protective earth ground. All secondary circuits are connected to protective earth ground. Resistance of the ground returns to chassis does not exceed 1.0 m. This path may be used to carry DC current. 10.3.2 Standby Outputs The 5 VSB output is present when an AC input greater than the power supply turn on voltage is applied. 10.3.3 Remote Sense The power supply has remote sense return (ReturnS) to regulate out ground drops for all output voltages: +3.3 V, +5 V, +12 V, -12 V, and 5 VSB. The power supply uses remote sense to regulate out drops in the system for the +3.3 V, +5 V, and 12 V outputs. The power supply must operate within specification over the full range of voltage drops from the power supply's output connector to the remote sense points. 10.3.4 Voltage Regulation The power supply output voltages must stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise. All outputs are measured with reference to the return remote sense signal (ReturnS). Table 49. Voltage Regulation Limits 10.3.5 Parameter + 3.3 V Tolerance - 5%/+5% Minimum +3.14 Normal +3.30 Maximum +3.46 Units Vrms +5V + 12 V - 5%/+5% - 5%/+5% +4.75 +11.40 +5.00 +12.00 +5.25 +12.60 Vrms Vrms - 12 V + 5 VSB - 10%/+10% - 5%/+5% -13.20 +4.75 -12.00 +5.00 -10.80 +5.25 Vrms Vrms Dynamic Loading The output voltages remain within limits for the step loading and capacitive loading specified in the following table. The load transient repetition rate is tested between 50 Hz and 5 kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The step load may occur anywhere within the Min load to the Max load conditions. Table 50. Transient Load Requirements Output +3.3 V +5 V Step Load Size (See note 2) 5.0 A 6.0 A Load Slew Rate Test capacitive Load 0.25 A/sec 0.25 A/sec 250 F 400 F 12 V +5 VSB 11.0 A 0.5 A 0.25 A/sec 0.25 A/sec 500 F 20 F Note: 118 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Design and Environmental Specifications Step loads on each 12 V output may happen simultaneously and should be tested that way. 10.3.6 Capacitive Loading The power supply is stable and meets all requirements with the following capacitive loading ranges. Table 51. Capacitve Loading Conditions 10.3.7 Output +3.3 V +5 V +12 V 100 400 500 Minimum Maximum 2200 2200 2200 F F F Units -12 V +5 VSB 1 20 350 350 F F Closed-loop Stability The power supply is unconditionally stable under all line/load/transient load conditions including capacitive load ranges. A minimum of 45phase margin and -10 dB-gain margin is required. The power supply manufacturer provides proof of the unit's closed-loop stability with local sensing through the submission of Bode plots. Closed-loop stability is ensured at the maximum and minimum loads as applicable. 10.3.8 Common Mode Noise The Common Mode noise on any output does not exceed 350 mV pk-pk over the frequency band of 10 Hz to 20 MHz. The measurement is made across a 100 resistor between each of the DC outputs, including ground, at the DC power connector and chassis ground (power subsystem enclosure). The test setup uses a FET probe such as Tektronix* model P6046 or equivalent. 10.3.9 Ripple/Noise The maximum allowed ripple/noise output of the power supply is defined in the following table. This is measured over a bandwidth of 0 Hz to 20 MHz at the power supply output connectors. A 10 F tantalum capacitor is placed in parallel with a 0.1 F ceramic capacitor at the point of measurement. Table 52. Ripple and Noise +3.3 V 50 mVp-p 10.3.10 +5 V 50 mVp-p +12 V 120 mVp-p -12 V 120 mVp-p +5 VSB 50 mVp-p Timing Requirements The timing requirements for the power supply operation are as follows: The output voltages must rise from 10% to within regulation limits (T vout_rise) within 5 ms to 70 ms, except for 5 VSB, in which case it is allowed to rise from 1.0 ms to 25 ms. The +3.3 V, +5 V, and +12 V output voltages should start to rise approximately at the same time. All outputs must rise monotonically. Revision 2.4 Intel order number G13326-007 119 Design and Environmental Specifications Intel(R)Server Board S1200BT TPS The +5 V output must be greater than the +3.3 V output during any point of the voltage rise. The +5 V output must never be greater than the +3.3 V output by more than 2.25 V. Each output voltage should reach regulation within 50 ms (Tvout_on) of each other when the power supply is turned on. Each output voltage should fall out of regulation within 400 msec (Tvout_off) of each other when the power supply is turned off. Figure 49 and Figure 50 shows the timing requirements for the power supply being turned on and off through the AC input with PSON held low and the PSON signal with the AC input applied. Table 53. Output Voltage Timing Item Tvout_rise Tvout_on Tvout_off Description Output voltage rise time from each main output All main outputs must be within regulation of each other within this time All main outputs must leave regulation within this time Minimum 5.01 Maximum 701 50 Units Msec Msec 700 Msec Note: 1. The 5 VSB output voltage rise time should be from 1.0 ms to 25.0 ms. Figure 49. Output Voltage Timing Table 54. Turn On/Off Timing Item Tsb_on_delay Tac_on_delay 120 Description Delay from AC being applied to 5 VSB being within regulation Delay from AC being applied to all output voltages being within regulation Minimum Maximum N/A 1500 N/A 2500 Intel order number G13326-007 Units Msec Msec Revision 2.4 Intel(R)Server Board S1200BT TPS Tvout_holdup Tpwok_holdup Tpson_on_delay Tpson_pwok Tpwok_on Tpwok_off Tpwok_low Tsb_vout T5VSB_holdup Design and Environmental Specifications Duration for which all output voltages stay within regulation after loss of AC. Measured at 80% of maximum load Delay from loss of AC to de-assertion of PWOK. Measured at 80% of maximum load Delay from PSON# active to output voltages within regulation limits Delay from PSON# deactive to PWOK being deasserted Delay from output voltages within regulation limits to PWOK asserted at turn on Delay from PWOK de-asserted to output voltages (3.3 V, 5 V, 12 V, and -12 V) dropping out of regulation limits Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal Delay from 5 VSB being in regulation to O/Ps being in regulation at AC turn on Duration for which the 5 VSB output voltage stays within regulation after loss of AC Msec 21 N/A 20 N/A 5 400 N/A 50 100 500 1 N/A 100 N/A 50 1000 70 N/A Msec Msec Msec Msec Msec Msec Msec Msec Figure 50. Turn On/Off Timing (Power Supply Signals) 10.3.11 Residual Voltage Immunity in Standby Mode The power supply is immune to any residual voltage placed on its outputs (typically, a leakage voltage through the system from standby output) up to 500 mV. There is no additional heat generated nor stressing of any internal components with this voltage applied to any individual output and all outputs simultaneously. It also does not trip the power supply protection circuits during turn on. The residual voltage at the power supply outputs for a no-load condition does not exceed 100 mV when AC voltage is applied and the PSON# signal is de-asserted. Revision 2.4 Intel order number G13326-007 121 Design and Environmental Specifications 10.3.12 Intel(R)Server Board S1200BT TPS Protection Circuits Protection circuits inside the power supply should cause only the power supply's main outputs to shut down. If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15 seconds and a PSON# cycle HIGH for one second should reset the power supply. 10.3.12.1 Over-current Protection (OCP) The power supply has current limits to prevent the +3.3 V, +5 V, and +12 V outputs from exceeding the values shown in the following table. If the current limits are exceeded, the power supply shuts down and latches off. The latch is cleared by toggling the PSON# signal or using an AC power interruption. The power supply is not damaged from repeated power cycling in this condition. -12 V and 5 VSB are protected under over-current or shorted conditions so no damage can occur to the power supply. Auto-recovery feature is a requirement on 5 VSB rail. Table 55. Over-Current Protection (OCP) Voltage 10.3.12.2 Over Current Limit Min +3.3V +5V +12V 15A 20A 30A Max 21A 27A 40A -12V 5VSB 0.625A N/A 2A 4A Over-Voltage Protection (OVP) The power supply over-voltage protection is locally sensed. The power supply shuts down and latches off after an over-voltage condition occurs. You can clear this latch by toggling the PSON# signal or using an AC power interruption. The following table contains the over-voltage limits. The values are measured at the output of the power supply's connectors. The voltage never exceeds the maximum levels when measured at the power pins of the power supply connector during any single point of fail. The voltage never trips any lower than the minimum levels when measured at the power pins of the power supply connector. Exception: +5 VSB rail should be able to recover after an over-voltage condition occurs. Table 56. Over-voltage Protection (OVP) Limits 122 Output Voltage +3.3 V Minimum (V) 3.9 Maximum (V) 4.5 +5 V +12 V 5.7 13.3 6.2 14.5 -12 V +5 VSB -13.3 5.7 -14.5 6.5 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Appendix A: Integration and Usage Tips Appendix A: Integration and Usage Tips When adding or removing components or peripherals from the server board, AC power must be removed. With AC power plugged into the server board, 5-Volt standby is still present even though the server board is powered off. When updating BIOS and BMC, AC power must be on. Supports only Intel(R) Xeon(R) Processor E3-1200 Series with 95 W or Intel(R) CoreTM Processor i3 Series and less Thermal Design Power (TDP). Does not support previous generations of the Intel(R) Xeon(R) processor. On the back edge of the server board are diagnostic LEDs that display a sequence of amber POST codes during the boot process. If the server board hangs during POST, the LEDs display the last POST event run before the hang. Supports only unbuffered DDR3 DIMMs (UDIMMs). Does not support the mixing of RDIMMs and UDIMMs. The Intel(R) Remote Management Module 4 (Intel(R) RMM4) lite connector is not compatible with the Intel(R) Remote Management Module (Product Order Code - AXXRMM), Intel(R) Remote Management Module 2 (Product Order Code - AXXRMM2), or Intel(R) Remote Management Module 3 (Product Order Code - AXXRMM3). Clear the CMOS with the AC power cord plugged in. Removing the AC power before performing the CMOS clear operation causes the system to automatically power up and immediately power down after the CMOS clear procedure is followed and AC power is re-applied. If this happens, remove the AC power cord, wait 30 seconds, and then reconnect the AC power cord. Power up the system and proceed to the <F2> BIOS Setup utility to reset the needed settings. Normal Integrated BMC functionality is disabled with the force Integrated BMC update jumper set to the "enabled" position (pins 2-3). The server should never be run with the Integrated BMC force update jumper set in this position and should only be used when the standard firmware update process fails. This jumper should remain in the default (disabled) position (pins 1-2) when the server is running normally. When performing a normal BIOS update procedure, the BIOS recovery jumper must be set to its default position (pins 1-2). Revision 2.4 Intel order number G13326-007 123 Appendix B: Integrated BMC Sensor Tables Intel(R)Server Board S1200BT TPS Appendix B: Integrated BMC Sensor Tables Intel(R) Server Board S1200BTL/S1200BTLRM implements the below sensors: Sensor Type Codes Sensor table given below lists the sensor identification numbers and information regarding the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. Refer to the Intelligent Platform Management Interface Specification, Version 2.0 for sensor and event/reading-type table information. 124 Sensor Type The sensor type references the values in the Sensor Type Codes table in the Intelligent Platform Management Interface Specification Second Generation v2.0. It provides a context to interpret the sensor. Event/Reading Type The event/reading type references values from the Event/Reading Type Code Ranges and the Generic Event/Reading Type Code tables in the Intelligent Platform Management Interface Specification Second Generation v2.0. Digital sensors are specific type of discrete sensors that only have two states. Event Thresholds/Triggers The following event thresholds are supported for threshold type sensors: [u,l][nr,c,nc] upper non-recoverable, upper critical, upper non-critical, lower nonrecoverable, lower critical, and lower non-critical uc, lc upper critical and lower critical Event triggers are supported event-generating offsets for discrete type sensors. The offsets can be found in the Generic Event/Reading Type Code or Sensor Type Code tables in the Intelligent Platform Management Interface Specification Second Generation v2.0, depending on whether the sensor event/reading type is generic or a sensorspecific response. Assertion/Deassertion Assertion and de-assertion indicators reveal the type of events this sensor generates: As: Assertion De: De-assertion Readable Value/Offsets Readable value indicates the type of value returned for threshold and other non-discrete type sensors. Readable offsets indicate the offsets for discrete sensors that are readable by means of the Get Sensor Reading command. Unless otherwise indicated, event triggers are readable. Readable offsets consist of the reading type offsets that do not generate events. Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Appendix B: Integrated BMC Sensor Tables Event Data Event data is the data that is included in an event message generated by the associated sensor. For threshold-based sensors, these abbreviations are used: R: Reading value T: Threshold value Rearm Sensors The rearm is a request for the event status for a sensor to be rechecked and updated upon a transition between good and bad states. Rearming the sensors can be done manually or automatically. This column indicates the type supported by the sensor. The following abbreviations are used in the comment column to describe a sensor: A: Auto-rearm M: Manual rearm I: Rearm by init agent Default Hysteresis The hysteresis setting applies to all thresholds of the sensor. This column provides the count of hysteresis for the sensor, which can be 1 or 2 (positive or negative hysteresis). Criticality Criticality is a classification of the severity and nature of the condition. It also controls the behavior of the front panel status LED. Standby Some sensors operate on standby power. These sensors may be accessed and/or generate events when the main (system) power is off, but AC power is present. Revision 2.4 Intel order number G13326-007 125 Appendix B: Integrated BMC Sensor Tables Intel(R)Server Board S1200BT TPS Table 57. BMC Core Sensors Full Sensor Name (Sensor name in SDR) Sensor # Platform Applicability Sensor Type Event/Reading Type Event Offset Triggers Contrib. To System Status Assert/ Deassert Readable Value/ Offsets Event Data Rearm Stand -by 00 - Power down OK 04 - A/C lost Power Unit Status (Pwr Unit Status) 01h All Power Unit 09h Sensor Specific 6Fh 05 - Soft power control failure As and De - Trig Offset A X As and De - Trig Offset A X As - Trig Offset A X Fatal 06 - Power unit failure 00 - Fully Redundant OK Power Unit Redundancy1 (Pwr Unit Redund) IPMI Watchdog 126 02h 03h Chassisspecific All Power Unit 09h Watchdog 2 Generic 0Bh Sensor Specific 01 - Redundancy lost Degraded 02 - Redundancy degraded Degraded 03 - Non-redundant: sufficient resources. Transition from full redundant state. Degraded 04 - Non-redundant: sufficient resources. Transition from insufficient state. Degraded 05 - Non-redundant: insufficient resources Fatal 06 - Redundant: degraded from fully redundant state. Degraded 07 - Redundant: Transition from nonredundant state. Degraded 00 - Timer expired, status only Intel order number G13326-007 OK Revision 2.4 Intel(R)Server Board S1200BT TPS Full Sensor Name (Sensor name in SDR) Sensor # Platform Applicability (IPMI Watchdog) Appendix B: Integrated BMC Sensor Tables Sensor Type 23h Event/Reading Type 6Fh Event Offset Triggers Contrib. To System Status Assert/ Deassert Readable Value/ Offsets Event Data Rearm Stand -by 01 - Hard reset 02 - Power down 03 - Power cycle Physical Security (Physical Scrty) 04h Chassis Intrusion is chassisspecific FP Interrupt (FP NMI Diag Int) 05h Chassis specific SMI Timeout (SMI Timeout) 06h All System Event Log (System Event Log) 07h All System Event (System Event) 08h All Button Sensor (Button) 09h All PCH Thermal Trip (PCH Therm Trip) 0Dh Baseboard Temperature 1 (Baseboard Temp) Front Panel Temperature (Front Panel Temp) Revision 2.4 20h 21h Physical Security 05h Critical Interrupt 13h SMI Timeout F3h Event Logging Disabled 10h System Event 12h Sensor Specific 6Fh 08 - Timer interrupt 00 - Chassis intrusion 04 - LAN leash lost Sensor Specific 6Fh 00 - Front panel NMI/diagnostic interrupt OK As and De - Trig Offset A X OK As - Trig Offset A - Fatal As and De - Trig Offset A - OK As - Trig Offset A X OK As - Trig Offset A X Digital Discrete 03h 01 - State asserted Sensor Specific 6Fh 02 - Log area reset/cleared Sensor Specific 6Fh 04 - PEF action Button/Switc h 14h Sensor Specific 6Fh 00 - Power Button 02 - Reset Button OK AS _ Trig Offset A X All Temperature 01h Digital Discrete 03h 01 - State Asserted Fatal As and De - Trig Offset M X All Temperature 01h Threshold 01h [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X All Temperature 01h Threshold 01h [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X Intel order number G13326-007 127 Appendix B: Integrated BMC Sensor Tables Full Sensor Name (Sensor name in SDR) PCH TemperatureNote1 (PCH Temp) Baseboard Temperature 3 (Inlet Temp) Sensor # 22h 24h Platform Applicability Intel(R)Server Board S1200BT TPS Sensor Type Event/Reading Type All Temperature 01h Threshold 01h All Temperature 01h Threshold 01h Threshold 01h Threshold 01h Hot-swap Backplane Temperature (HSBP Temp) 29h All Temperature 01h Fan Tachometer Sensors (Chassis specific sensor names) 30h- 34h Chassisspecific Fan 04h Event Offset Triggers Power Supply 2 Status (PS2 Status) Power Supply 1 AC Power Input (PS1 Power In) 128 50h 51h 54h Chassisspecific Chassisspecific Chassisspecific Power Supply 08h Power Supply 08h Other Units 0Bh Sensor Specific 6Fh Sensor Specific 6Fh Threshold 01h Assert/ Deassert Readable Value/ Offsets Event Data Rearm Stand -by As and De Analog R, T A X [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X As and De Analog R, T M - As and De - Trig Offset A X As and De - Trig Offset A X As and De Analog R, T A X [u,l] [c,nc] [l] [c,nc] 00 - Presence Power Supply 1 Status (PS1 Status) Contrib. To System Status nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal2 OK 01 - Failure 02 - Predictive Failure Degraded 03 - A/C lost 06 - Configuration error 00 - Presence Degraded 01 - Failure 02 - Predictive Failure Degraded 03 - A/C lost 06 - Configuration error Degraded [u] [c,nc] Intel order number G13326-007 Degraded OK OK Degraded OK nc = Degraded c = Nonfatal Revision 2.4 Intel(R)Server Board S1200BT TPS Full Sensor Name (Sensor name in SDR) Power Supply 2 AC Power Input (PS2 Power In) Sensor # Platform Applicability Appendix B: Integrated BMC Sensor Tables Sensor Type Event/Reading Type Event Offset Triggers 55h Chassisspecific Other Units 0Bh Threshold 01h 58h Chassisspecific Current 03h Threshold 01h 59h Chassisspecific Current 03h Threshold 01h Power Supply 1 Temperature (PS1 Temperature) 5Ch Chassisspecific Temperature 01h Threshold 01h [u] [c,nc] Power Supply 2 Temperature (PS2 Temperature) 5Dh Chassisspecific Temperature Threshold 01h [u] [c,nc] Processor Status (P1 Status) 70h All Processor 07h Sensor Specific 6Fh Processor Thermal Margin (P1 Therm Margin) 74h All Temperature 01h Threshold 01h Power Supply 1 +12V % of Maximum Current Output (PS1 Curr Out %) Power Supply 2 +12V % of Maximum Current Output (PS2 Curr Out %) Contrib. To System Status nc = Degraded c = Nonfatal Assert/ Deassert Readable Value/ Offsets Event Data Rearm Stand -by As and De Analog R, T A X [u] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X [u] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X As and De Analog R, T A X As and De Analog R, T A X As and De - Trig Offset M X [u] [c,nc] nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal 01 - Thermal trip Fatal 07 - Presence OK __ __ - Analog R, T A - Threshold 01h [u] [c,nc] nc = Degraded c = Nonfatal As and De Analog Trig Offset A - Processor Thermal Control % (P1 Therm Ctrl %) 78h All Temperature 01h Catastrophic Error (CATERR) 80h All Processor 07h Digital Discrete 03h 01 - State Asserted Non-fatal As and De - Trig Offset M - MSID Mismatch (MSID Mismatch) 81h All Processor 07h Digital Discrete 03h 01 - State Asserted Non-fatal As and De - Trig Offset M - Processor Population Fault (CPU Missing) 82h All Processor 07h Digital Discrete 03h 01 - State Asserted Fatal As and De - Trig Offset M - Revision 2.4 Intel order number G13326-007 129 Appendix B: Integrated BMC Sensor Tables Full Sensor Name (Sensor name in SDR) Processor VRD Temperature (P1 VRD Hot) Power Supply 1 Fan Tachometer 1 (PS1 Fan Tach 1) Power Supply 1 Fan Tachometer 2 (PS1 Fan Tach 2) Power Supply 2 Fan Tachometer 1 (PS2 Fan Tach 1) Power Supply 2 Fan Tachometer 2 (PS2 Fan Tach 2) Processor DIMM Aggregate Thermal Margin (Mem P1 Thrm Mrgn) Processor DIMM Thermal Trip (Mem P1 Thrm Trip) Baseboard +12V (BB +12.0V) Sensor # Platform Applicability Intel(R)Server Board S1200BT TPS Sensor Type Event/Reading Type Contrib. To System Status Assert/ Deassert Readable Value/ Offsets Event Data Rearm Stand -by 90h All Temperature 01h Digital Discrete 05h 01 - Limit exceeded Fatal As and De - Trig Offset M - A0h Chassisspecific Fan 04h Threshold 01h - - - Analog - - - A1h Chassisspecific Fan 04h Threshold 01h - - - Analog - - - A4h Chassisspecific Fan 04h Threshold 01h - - - Analog - - - A5h Chassisspecific Fan 04h Threshold 01h - - - Analog - - - As and De Analog R, T A - nc = Degraded c = Nonfatal B0h All Temperature 01h Threshold 01h [u,l] [c,nc] C0h All Temperature 01h Digital Discrete 03h 01 - State Asserted Fatal As and De - Trig Offset M X All Voltage 02h Threshold 01h [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A - Threshold 01h [u,l] [c,nc] As and De Analog R, T A - Threshold 01h [u,l] [c,nc] As and De Analog R, T A - D0h Baseboard +5V (BB +5.0V) D1h All Voltage 02h Baseboard +3.3V (BB +3.3V) D2h All Voltage 02h 130 Event Offset Triggers Intel order number G13326-007 nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal Revision 2.4 Intel(R)Server Board S1200BT TPS Full Sensor Name (Sensor name in SDR) Baseboard +5V Stand-by (BB +5.0V STBY) Baseboard +3.3V Auxiliary (BB +3.3V AUX) Baseboard +1.2V Processor Vccp (BB P1 Vccp) Sensor # D3h D4h D6h Platform Applicability Appendix B: Integrated BMC Sensor Tables Sensor Type Event/Reading Type Event Offset Triggers All Voltage 02h Threshold 01h All Voltage 02h Threshold 01h All Voltage 02h Threshold 01h Threshold 01h [u,l] [c,nc] [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A X [u,l] [c,nc] nc = Degraded c = Nonfatal As and De Analog R, T A - As and De Analog R, T A - As and De Analog R, T A - As and De Analog R, T A - As and De Analog R, T A - As and De Analog R, T A - As and De Analog R, T A X DEh All Voltage 02h Threshold 01h [u,l] [c,nc] Baseboard Processor Vcc (BB P1 Vcc) E0h All Voltage 02h Threshold 01h [u,l] [c,nc] All Voltage 02h Threshold 01h Threshold 01h [u,l] [c,nc] Threshold 01h [u,l] [c,nc] All Baseboard +1.05V Auxiliary (BB +1.05V AUX) E3h All Voltage 02h Revision 2.4 Stand -by X Baseboard CMOS Battery (BB +3.3V Vbat) E2h Rearm A All Voltage 02h Event Data R, T D8h Baseboard +1.05V PCH (BB +1.05V PCH) Readable Value/ Offsets Analog Voltage 02h E1h Assert/ Deassert As and De [u,l] [c,nc] Baseboard +1.5V VDDQ (BB +1.5V P1 MEM) Baseboard Processor VccUSA (BB P1 VccUSA) Contrib. To System Status nc = Degraded c = Nonfatal [u,l] [c,nc] Intel order number G13326-007 nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal 131 Appendix B: Integrated BMC Sensor Tables Full Sensor Name (Sensor name in SDR) Baseboard +1.35V VDDQ (BB +1.35V P1 MEM) Baseboard +12.0V V1 Sensor # E4h E8h Platform Applicability E9h F0h (HDD 0 Status) Hard Disk Drive 1 Status F1h (HDD 1 Status) Hard Disk Drive 2 Status F2h (HDD 2 Status) Hard Disk Drive 3 132 F3h Event/Reading Type Voltage 02h Threshold 01h All Voltage 02h Threshold 01h All Voltage 02h Threshold 01h (BB +1.5V AUX) Hard Disk Drive 0 Status Sensor Type All (BB +12.0V V1) Baseboard +1.5V Auxiliary Intel(R)Server Board S1200BT TPS Chassisspecific Chassisspecific Chassisspecific Chassis- Drive Slot Sensor Specific 0Dh 6Fh Drive Slot Sensor Specific 0Dh 6Fh Drive Slot Sensor Specific 0Dh 6Fh Drive Slot Sensor Specific Event Offset Triggers [u,l] [c,nc] [u,l] [c,nc] [u,l] [c,nc] Contrib. To System Status nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal nc = Degraded c = Nonfatal 00 - Drive Presence OK 01- Drive Fault 02- Predictive Failure 07 - Rebuild/Remap in progress Degraded 00 - Drive Presence OK 01- Drive Fault Degraded 02- Predictive Failure Degraded 07 - Rebuild/Remap in progress Degraded 00 - Drive Presence OK 01- Drive Fault Degraded 02- Predictive Failure Degraded 07 - Rebuild/Remap in progress Degraded 00 - Drive Presence OK Intel order number G13326-007 Degraded Assert/ Deassert Readable Value/ Offsets Event Data Rearm Stand -by As and De Analog R, T A - As and De Analog R, T A - As and De Analog R, T A X As and De - Trig Offset A X As and De - Trig Offset A X As and De - Trig Offset A X As and - Trig A Degraded Revision 2.4 Intel(R)Server Board S1200BT TPS Full Sensor Name (Sensor name in SDR) Status (HDD 3 Status) Revision 2.4 Sensor # Platform Applicability specific Appendix B: Integrated BMC Sensor Tables Sensor Type 0Dh Event/Reading Type 6Fh Event Offset Triggers 01- Drive Fault Contrib. To System Status Degraded 02- Predictive Failure Degraded 07 - Rebuild/Remap in progress Degraded Intel order number G13326-007 Assert/ Deassert De Readable Value/ Offsets Event Data Rearm Stand -by Offset 133 Appendix C: POST Code Diagnostic LED Decoder Intel(R)Server Board S1200BT TPS Appendix C: POST Code Diagnostic LED Decoder During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, you can use the diagnostic LEDs to identify the last POST process executed. Later in POST, the BIOS displays POST Error Codes on the video monitor in the Error Manager display. Any POST Error Codes are automatically logged in the event log. The Diagnostic LEDs are a set of LEDs found on the back edge of the server board. The exact implementation may differ for some boards, but in general there are 8 Diagnostic LEDs which form a 2 hex digit (8 bit) code read left-to-right as facing the rear of the server. An LED which is ON represents a 1 bit value, and an LED which is OFF represents a 0 bit value. The LED bit values are read as Most Significant Bit to the left, Least Significant Bit to the right. In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows: Table 58. POST Progress Code LED Example Upper Nibble LEDs Lower Nibble LEDs MSB LEDs LED #7 LED #6 LED #5 LED #4 LED #3 LED #2 LED #1 LED #0 8h 4h 2h 1h 8h 4h 2h 1h OFF ON OFF ON OFF ON OFF 0 1 0 1 1 0 0 ON Status 1 Results LSB Ah Ch Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh. Table 59. POST Progress Codes Progress Code Diagnostic LED Decoder O = On, X=Off Upper Nibble Lower Nibble MSB 8h 4h 2h 1h 8h 4h 2h 1h LSB #7 #6 #5 #4 #3 #2 #1 #0 Description SEC Phase 134 0x01 X X X X X X X O First POST code after CPU reset 0x02 X X X X X X O X CPU Microcode load begin 0x03 X X X X X X O O Cache As RAM initialization begin 0x04 X X X X X O X X PCI Cache when Disabled 0x05 X X X X X O X O SEC Core at Power On Begin. Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Progress Code Appendix C: POST Code Diagnostic LED Decoder Diagnostic LED Decoder O = On, X=Off Upper Nibble Lower Nibble MSB 8h 4h 2h 1h 8h 4h 2h 1h LSB #7 #6 #5 #4 #3 #2 #1 #0 Description X X X X X O O X Early CPU initialization during Sec Phase X X X X X O O O Early South Bridge initialization X X X X O X X X 0x09 X X X X O X X O End Of Sec Phase 0x0E X X X X O O O X CPU Microcode Not Found. 0x0F X X X X O O O O CPU Microcode Not Loaded. 0x06 0x07 0x08 Early North Bridge initialization PEI Phase 0x10 X X X O X X X X PEI Core Starts 0x11 X X X O X X X O CPU PEI Module Starts 0x15 X X X O X O X O North Bridge PEI Module Starts 0x19 X X X O O X X O South Bridge PEI Module Starts 0x31 X X O O X X X O Memory Installed 0x32 X X O O X X O X CPU PEI Module for CPU initialization 0x33 X X O O X X O O CPU PEI Module for Cache initialization X X O O X O X X CPU PEI Module for Boot Strap Processor Select X X O O X O X O CPU PEI Module for Application Processor initialization X X O O X O O X CPU PEI Module for CPU SMM initialization X O X X O O O O Dxe IPL started 0x34 0x35 0x36 0x4F DXE Phase 0x60 X O O X X X X X DXE Core started 0x61 X O O X X X X O DXE NVRAM initialization 0x62 X O O X X X O X SB RUN initialization 0x63 X O O X X X O O Dxe CPU initialization 0x68 X O O X O X X X DXE PCI Host Bridge initialization 0x69 X O O X O X X O DXE NB initialization 0x6A X O O X O X O X DXE NB SMM initialization 0x70 X O O O X X X X DXE SB initialization 135 Revision 2.4 Intel order number G13326-007 Appendix C: POST Code Diagnostic LED Decoder Progress Code 136 Intel(R)Server Board S1200BT TPS Diagnostic LED Decoder O = On, X=Off Upper Nibble Lower Nibble MSB 8h 4h 2h 1h 8h 4h 2h 1h LSB #7 #6 #5 #4 #3 #2 #1 #0 Description 0x71 X O O O X X X O DXE SB SMM initialization 0x72 X O O O X X O X DXE SB devices initialization 0x78 X O O O O X X X DXE ACPI initialization 0x79 X O O O O X X O DXE CSM initialization 0x90 O X X O X X X X DXE BDS Started 0x91 O X X O X X X O DXE BDS connect drivers 0x92 O X X O X X O X DXE PCI Bus begin 0x93 O X X O X X O O DXE PCI Bus HPC initialization 0x94 O X X O X O X X DXE PCI Bus enumeration 0x95 O X X O X O X O DXE PCI Bus resource requested 0x96 O X X O X O O X DXE PCI Bus assign resource 0x97 O X X O X O O O DXE CON_OUT connect 0x98 O X X O O X X X DXE CON_IN connect 0x99 O X X O O X X O DXE SIO initialization 0x9A O X X O O X O X DXE USB start 0x9B O X X O O X O O DXE USB reset 0x9C O X X O O O X X DXE USB detect 0x9D O X X O O O X O DXE USB enable 0xA1 O X O X X X X O DXE IDE begin 0xA2 O X O X X X O X DXE IDE reset 0xA3 O X O X X X O O DXE IDE detect 0xA4 O X O X X O X X DXE IDE enable 0xA9 O X O X O X X O DXE verifying SETUP password 0xAB O X O X O X O O DXE SETUP start 0xAC O X O X O O X X DXE SETUP input wait 0xAD O X O X O O X O DXE Ready to Boot 0xAE O X O X O O O X DXE Legacy Boot 0xAF O X O X O O O O DXE Exit Boot Services 0xB0 O X O O X X X X RT Set Virtual Address Map Begin Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Progress Code Appendix C: POST Code Diagnostic LED Decoder Diagnostic LED Decoder O = On, X=Off Upper Nibble Lower Nibble MSB 8h 4h 2h 1h 8h 4h 2h 1h LSB #7 #6 #5 #4 #3 #2 #1 #0 Description 0xB1 O X O O X X X O RT Set Virtual Address Map End 0xB2 O X O O X X O X DXE Legacy Option ROM init 0xB3 O X O O X X O O DXE Reset system 0xB4 O X O O X O X X DXE USB Hot plug 0xB5 O X O O X O X O DXE PCI BUS Hot plug 0xB6 O X O O X O O X DXE NVRAM cleanup 0xB7 O X O O O O O O DXE Configuration Reset 0x00 X X X X X X X X INT19 BIOS Recovery O O O O X X X X PEIM which detected forced Recovery condition O O O O X X X O PEIM which detected User Recovery condition 0xF2 O O O O X X O X Recovery PEIM (Recovery started) 0xF3 O O O O X X O O Recovery PEIM (Capsule found) 0xF4 O O O O X O X X Recovery PEIM (Capsule loaded) 0xF0 0xF1 137 Revision 2.4 Intel order number G13326-007 Appendix D: POST Code Errors Intel(R)Server Board S1200BT TPS Appendix D: POST Code Errors The BIOS outputs the current boot progress codes on the video screen. Progress codes are 32bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware that is being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs. The Response section in the following table is divided into three types: No Pause: The message displays on the screen during POST or in the Error Manager. The system continues booting with a degraded state. The user may want to replace the erroneous unit. The setup POST error Pause setting does not have any effect with this error. Pause: The message displays on the Error Manager screen, and an error is logged to the SEL. The setup POST error Pause setting determines whether the system pauses to the Error Manager for this type of error, where the user can take immediate corrective action or choose to continue booting. Halt: The message displays on the Error Manager screen, an error is logged to the SEL, and the system cannot boot unless the error is resolved. The user must replace the faulty part and restart the system. The setup POST error Pause setting does not have any effect with this error. For example: Error Code 8540 = DIMM_A1 disabled o Error Class 85 = DIMM error o Error Subclass 4 = DIMM disabled o Error Descriptor 0 = DIMM_A1 is the DIMM that has been disabled Be aware that these POST Error Codes must be coordinated with the Server Management Utilities team, which maintains a master list of these codes. Table 60. POST Error Codes and Messages Error Code Error Message Response 0012 CMOS date/time not set Major 0048 Password check failed Major 0140 PCI component encountered a PERR error Major 0141 PCI resource conflict Major 0146 PCI out of resources error Major 5220 CMOS/NVRAM configuration cleared Major 5221 Passwords cleared by jumper Major 5224 Password clear jumper is Set Major 8160 Processor 01 unable to apply microcode update Major 138 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Appendix D: POST Code Errors Error Code Error Message Response 8180 Processor 01 microcode update not found Minor 8190 Watchdog timer failed on last boot Major 8198 OS boot watchdog timer failure Major 8300 Baseboard management controller failed self-test Major 8305 Hot Swap Controller failure Major 83A0 Management Engine (ME) failed Selftest Major 83A1 Management Engine (ME) Failed to respond. Major 84F2 Baseboard management controller failed to respond Major 84F3 Baseboard management controller in update mode Major 84F4 Sensor data record empty Major 84FF System event log full Minor 8500 Memory component could not be configured in the selected RAS mode Major 8501 DIMM Population Error Major 8520 DIMM_A1 failed test/initialization Major 8521 DIMM_A2 failed test/initialization Major 8523 DIMM_B1 failed test/initialization Major 8524 DIMM_B2 failed test/initialization Major 8540 DIMM_A1 disabled Major 8541 DIMM_A2 disabled Major 8543 DIMM_B1 disabled Major 8544 DIMM_B2 disabled Major PEI module component encountered an illegal software state error. Fatal 9687 PEI module component encountered an illegal software state error. Fatal 96A7 PEI module component encountered an illegal software state error. Fatal A000 TPM device not detected. Minor A001 TPM device missing or not responding. Minor A002 TPM device failure. Minor A003 TPM device failed self-test. Minor A100 BIOS ACM Error Major A421 PCI component encountered a SERR error. Fatal A5A0 PCI Express component encountered a PERR error. Minor A5A1 PCI Express component encountered a SERR error. Fatal 9667 Revision 2.4 Intel order number G13326-007 139 Appendix D: POST Code Errors Intel(R)Server Board S1200BT TPS POST Error Beep Codes The following table lists POST error beep codes. Prior to system video initialization, the BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user-visible code on POST Progress LEDs. Table 61. POST Error Beep Codes Beeps 3 Error Message Memory error POST Progress Code Multiple Description System halted because a fatal error related to the memory was detected. The following Beep Codes are from the BMC, and are controlled by the Firmware team. They are listed here for convenience. 1-5-2-1 CPU socket population error N/A CPU1 socket is empty. 1-5-2-4 MSID Mismatch N/A MSID mismatch occurs if a processor is installed into a system board that has incompatible power capabilities. 1-5-4-2 Power fault N/A DC power unexpectedly lost (power good dropout) - Power unit sensors report power unit failure offset. 1-5-4-4 Power control fault N/A Power good assertion timeout - Power unit sensors report soft power control failure offset. 140 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Appendix E: Supported Intel(R) Server Chassis Appendix E: Supported Intel(R) Server Chassis The Intel(R) Server Board S1200BT is supported in the following Intel(R) server chassis: 1. Intel(R) Server Chassis P4304XXSFCN 2. Intel(R) Server Chassis P4304XXSHCN Revision 2.4 Intel order number G13326-007 141 Glossary Intel(R)Server Board S1200BT TPS Glossary This appendix contains important terms used in this document. For ease of use, numeric entries are listed first (for example, 82460GX) followed by alpha entries (for example, AGP 4x). Acronyms are followed by non-acronyms. Term ACPI Advanced Configuration and Power Interface Definition AP Application Processor APIC Advanced Programmable Interrupt Control ARP Address Resolution Protocol ASIC Application Specific Integrated Circuit ASMI Advanced Server Management Interface BIOS Basic Input/Output System BIST Built-In Self-test BMC Baseboard Management Controller Bridge Circuitry connecting one computer bus to another, allowing an agent on one to access the other BSP Bootstrap Processor Byte 8-bit quantity CBC Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis. CEK Common Enabling Kit CHAP Challenge Handshake Authentication Protocol CMOS Complementary Metal-oxide-semiconductor In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board. DHCP Dynamic Host Configuration Protocol DPC Direct Platform Control EEPROM Electrically Erasable Programmable Read-Only Memory EHCI Enhanced Host Controller Interface EMP Emergency Management Port EPS External Product Specification ESB2 Enterprise South Bridge 2 FBD Fully Buffered DIMM F MB Flexible Mother Board FRB Fault Resilient Booting FRU Field Replaceable Unit FSB Front Side Bus GB 1024 MB GPA Guest Physical Address GPIO General Purpose I/O GTL Gunning Transceiver Logic HPA Host Physical Address HSC Hot-swap Controller Hz Hertz (1 cycle/second) 142 Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Glossary Term Definition I2C Inter-Integrated Circuit Bus IA Intel Architecture IBF Input Buffer ICH I/O Controller Hub ICMB Intelligent Chassis Management Bus IERR Internal Error IFB I/O and Firmware Bridge ILM Independent Loading Mechanism IMC Integrated Memory Controller INTR Interrupt I/OAT I/O Acceleration Technology IOH I/O Hub IP Internet Protocol IPMB Intelligent Platform Management Bus IPMI Intelligent Platform Management Interface IR Infrared ITP In-Target Probe KB 1024 bytes KCS Keyboard Controller Style KVM Keyboard, Video, Mouse LAN Local Area Network LCD Liquid Crystal Display LDAP Local Directory Authentication Protocol LED Light Emitting Diode LPC Low Pin Count LUN Logical Unit Number MAC Media Access Control MB 1024 KB MCH Memory Controller Hub MD2 Message Digest 2 - Hashing Algorithm MD5 Message Digest 5 - Hashing Algorithm - Higher Security ME Management Engine MMU Memory Management Unit ms Milliseconds MTTR Memory Type Range Register Mux Multiplexor NIC Network Interface Controller NMI Non-maskable Interrupt OBF Output Buffer OEM Original Equipment Manufacturer Ohm Unit of electrical resistance OVP Over-voltage Protection PCB Printed Circuit Board Revision 2.4 (R) Intel order number G13326-007 143 Glossary Intel(R)Server Board S1200BT TPS Term PECI Platform Environment Control Interface PEF Platform Event Filtering PEP Platform Event Paging PIA Platform Information Area (This feature configures the firmware for the platform hardware) PLD Programmable Logic Device PMI Platform Management Interrupt POST Power-On Self-test PSMI Power Supply Management Interface PWM Pulse-Width Modulation QPI QuickPath Interconnect RAM Random Access Memory RASUM Reliability, Availability, Serviceability, Usability, and Manageability RISC Reduced Instruction Set Computing RMII Reduced Media-Independent Interface ROM Read Only Memory RTC Real-Time Clock (Component of ICH peripheral chip on the server board) SDR Sensor Data Record SECC Single Edge Connector Cartridge SEEPROM Serial Electrically Erasable Programmable Read-Only Memory SEL System Event Log SIO Server Input/Output SMBUS* System Management BUS SMI Server Management Interrupt (SMI is the highest priority non-maskable interrupt) SMM Server Management Mode SMS Server Management Software SNMP Simple Network Management Protocol SPS Server Platform Services SSE2 Streaming SIMD Extensions 2 SSE3 Streaming SIMD Extensions 3 SSE4 Streaming SIMD Extensions 4 TBD To Be Determined TDP Thermal Design Power TIM Thermal Interface Material UART Universal Asynchronous Receiver/Transmitter UDP User Datagram Protocol UHCI Universal Host Controller Interface URS Unified Retention System UTC Universal Time Coordinate VID Voltage Identification VLSI Very Large Scale Integration VRD Voltage Regulator Down VT Virtualization Technology Word 16-bit quantity 144 Definition Intel order number G13326-007 Revision 2.4 Intel(R)Server Board S1200BT TPS Glossary Term WS-MAN Web Services for Management ZIF Zero Insertion Force Revision 2.4 Definition Intel order number G13326-007 145 Reference Documents Intel(R)Server Board S1200BT TPS Reference Documents Refer to the following documents for additional information: 146 Intel(R) Server Board S1200BT BIOS External Product Specification Intel(R) Server Board S1200BT Common Core Integrated BMC External Product Specification Intel order number G13326-007 Revision 2.4 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Intel: S1200BTLRM DBS1200BTSR S1200BTSR BBS1200BTSR BBS1200BTLR DBS1200BTLR S1200BTLR