1
FEATURES
1
2
3
4
8
7
6
5
GND
IN
IN
EN
OUT
OUT
OUT
OC
D OR P PACKAGE
(TOP VIEW)
DESCRIPTION
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007www.ti.com
POWER-DISTRIBUTION SWITCHES
•33-m Ω(5-V Input) High-Side MOSFET Switch •Ambient Temperature Range, – 40 °C to 85 °C•Short-Circuit and Thermal Protection •2-kV Human-Body-Model, 200-VMachine-Model ESD Protection•Overcurrent Logic Output
•UL Listed – File No. E169910•Operating Range: 2.7 V to 5.5 V•Logic-Level Enable Input•Typical Rise Time: 6.1 ms•Undervoltage Lockout•Maximum Standby Supply Current: 10 μA•No Drain-Source Back-Gate Diode•Available in 8-pin SOIC and PDIP Packages
The TPS203x family of power distribution switches is intended for applications where heavy capacitive loads andshort circuits are likely to be encountered. These devices are 50-m ΩN-channel MOSFET high-side powerswitches. The switch is controlled by a logic enable compatible with 5-V logic and 3-V logic. Gate drive isprovided by an internal charge pump designed to control the power-switch rise times and fall times to minimizecurrent surges during switching. The charge pump requires no external components and allows operation fromsupplies as low as 2.7 V.
When the output load exceeds the current-limit threshold or a short is present, the TPS203x limits the outputcurrent to a safe level by switching into a constant-current mode, pulling the overcurrent ( OC) logic output low.When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing thejunction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from athermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switchremains off until valid input voltage is present.
The TPS203x devices differ only in short-circuit current threshold. The TPS2030 limits at 0.3-A load, theTPS2031 at 0.9-A load, the TPS2032 at 1.5-A load, the TPS2033 at 2.2-A load, and the TPS2034 at 3-A load(see Available Options). The TPS203x is available in an 8-pin small-outline integrated-circuit (SOIC) packageand in an 8-pin dual-in-line (DIP) package and operates over a junction temperature range of – 40 °C to 125 °C.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications ofTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 1998 – 2007, Texas Instruments IncorporatedProducts conform to specifications per the terms of the TexasInstruments standard warranty. Production processing does notnecessarily include testing of all parameters.
www.ti.com
OUT
OC
IN
EN
GND
Current
Limit
Driver
UVLO
Charge
Pump
CS
Thermal
Sense
Power Switch
†
†Current Sense
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foamduring storage or handling to prevent electrostatic damage to the MOS gates.
AVAILABLE OPTIONS
RECOMMENDED MAXIMUM PACKAGED DEVICES
(1)TYPICAL SHORT-CIRCUITCONTINUOUS LOADT
A
ENABLE CURRENT LIMIT AT 25 °C
SMALL OUTLINE PLASTIC DIPCURRENT
(A)
(D)
(2)
(P)(A)
0.2 0.3 TPS2030D TPS2030P0.6 0.9 TPS2031D TPS2031P– 40 °C to 85 °C Active high 1 1.5 TPS2032D TPS2032P1.5 2.2 TPS2033D TPS2033P2 3 TPS2034D TPS2034P
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TIwebsite at www.ti.com .(2) The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2030DR)
TPS2030 FUNCTIONAL BLOCK DIAGRAM
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTIONNO.NAME
D OR P
EN 4 I Enable input. Logic high turns on power switch.GND 1 I GroundIN 2, 3 I Input voltageOC 5 O Overcurrent. Logic output active lowOUT 6, 7, 8 O Power-switch output
2Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
DETAILED DESCRIPTION
POWER SWITCH
CHARGE PUMP
DRIVER
ENABLE (EN)
OVERCURRENT ( OC)
CURRENT SENSE
THERMAL SENSE
UNDERVOLTAGE LOCKOUT
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
The power switch is an N-channel MOSFET with a maximum on-state resistance of 50 m Ω(V
I(IN)
= 5 V).Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT whendisabled.
An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gateof the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requiresvery little supply current.
The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associatedelectromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and falltimes of the output voltage. The rise and fall times are typically in the 2-ms to 9-ms range.
The logic enable disables the power switch, the bias for the charge pump, driver, and other circuitry to reduce thesupply current to less than 10 μA when a logic low is present on EN . A logic high input on EN restores bias tothe drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOSlogic levels.
The OC open drain output is asserted (active low) when an overcurrent or overtemperature condition isencountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.
A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently thanconventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitrysends a control signal to the driver. The driver, in turn, reduces the gate voltage and drives the power FET intoits saturation region, which switches the output into a constant current mode and holds the current constant whilevarying the voltage on the load.
An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately140 °C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20 °C, theswitch turns back on. The switch continues to cycle off and on until the fault is removed.
A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a controlsignal turns off the power switch.
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
ABSOLUTE MAXIMUM RATINGS
DISSIPATION RATING TABLE
RECOMMENDED OPERATING CONDITIONS
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE UNIT
V
I(IN)
(2)
Input voltage range – 0.3 to 6 VV
O(OUT)
(2)
Output voltage range – 0.3 to V
I(IN)
+ 0.3 VV
I(EN)
Input voltage range – 0.3 to 6 VI
O(OUT)
Continuous output current Internally limitedContinuous total power dissipation See Dissipation Rating TableT
J
Operating virtual junction temperature range – 40 to 125 °CT
stg
Storage temperature range – 65 to 150 °CHuman body model 2 kVESD Electrostatic discharge protection: Machine model 200 VCharged device model (CDM) 750 V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under recommended operatingconditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.(2) All voltages are with respect to GND.
T
A
≤25 °C DERATING FACTOR T
A
= 70 °C T
A
= 85 °CPACKAGE
POWER RATING ABOVE T
A
= 25 °C POWER RATING POWER RATING
D 725 mW 5.8 mW °C 464 mW 377 mWP 1175 mW 9.4 mW °C 752 mW 611 mW
MIN MAX UNIT
V
I(IN)
2.7 5.5 VInput voltage
V
I(EN)
0 5.5 VTPS2030 0 0.2TPS2031 0 0.6I
O
Continuous output current TPS2032 0 1 ATPS2033 0 1.5TPS2034 0 2T
J
Operating virtual junction temperature – 40 125 °C
4Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
ELECTRICAL CHARACTERISTICS
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
over recommended operating junction temperature range, V
I(IN)
= 5.5 V, I
O
= rated current, EN = 5 V (unless otherwise noted)
POWER SWITCH
PARAMETER TEST CONDITIONS
(1)
MIN TYP MAX UNIT
V
I(IN)
= 5 V, T
J
= 25 °C, I
O
= 1.8 A 33 36V
I(IN)
= 5 V, T
J
= 85 °C, I
O
= 1.8 A 38 46V
I(IN)
= 5 V, T
J
= 125 °C, I
O
= 1.8 A 44 50V
I(IN)
= 3.3 V, T
J
= 25 °C, I
O
= 1.8 A 37 41V
I(IN)
= 3.3 V, T
J
= 85 °C, I
O
= 1.8 A 43 52V
I(IN)
= 3.3 V, T
J
= 125 °C, I
O
= 1.8 A 51 61r
DS(on)
Static drain-source on-state resistance m ΩV
I(IN)
= 5 V, T
J
= 25 °C, I
O
= 0.18 A 30 34V
I(IN)
= 5 V, T
J
= 85 °C, I
O
= 0.18 A 35 41V
I(IN)
= 5 V, T
J
= 125 °C, I
O
= 0.18 A 39 47V
I(IN)
= 3.3 V, T
J
= 25 °C, I
O
= 0.18 A 33 37V
I(IN)
= 3.3 V, T
J
= 85 °C, I
O
= 0.18 A 39 46V
I(IN)
= 3.3 V, T
J
= 125 °C, I
O
= 0.18 A 44 56T
J
= 25 °C,V
I(IN)
= 5.5 V,
6.1C
L
= 1 μF,
R
L
= 10 Ωt
r
Rise time, output msT
J
= 25 °C,V
I(IN)
= 2.7 V,
8.6C
L
= 1 μF,
R
L
= 10 Ω
T
J
= 25 °C,V
I(IN)
= 5.5 V,
3.4C
L
= 1 μF,
R
L
= 10 Ωt
f
Fall time, output msT
J
= 25 °C,V
I(IN)
= 2.7 V,
3C
L
= 1 μF,
R
L
= 10 Ω
(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into accountseparately.
ENABLE INPUT (EN)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
IH
high-level input voltage 2.7 V ≤V
I(IN)
≤5.5 V 2 V4.5 V ≤V
I(IN)
≤5.5 V 0.8V
IL
Low-level input voltage V2.7 V ≤V
I(IN)
≤4.5 V 0.5I
I
Input current EN = 0 V or EN = V
I(IN)
– 0.5 0.5 μAt
on
Turnon time C
L
= 100 μF, R
L
= 10 Ω20
mst
off
Turnoff time C
L
= 100 μF, R
L
= 10 Ω40
CURRENT LIMIT
PARAMETER TEST CONDITIONS
(1)
MIN TYP MAX UNIT
TPS2030 0.22 0.3 0.4TPS2031 0.66 0.9 1.1T
J
= 25 °C, V
I
= 5.5 V, OUT connected to GND,I
OS
Short-circuit output current TPS2032 1.1 1.5 1.8 ADevice enable into short circuit
TPS2033 1.65 2.2 2.7TPS2034 2.2 3 3.8
(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into accountseparately.
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
ELECTRICAL CHARACTERISTICS (Continued)
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
over recommended operating junction temperature range, V
I(IN)
= 5.5 V, I
O
= rated current, EN = 5 V (unless otherwise noted)
SUPPLY CURRENT
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
T
J
= 25 °C 0.3 1Supply current, low-level output No Load on OUT EN = 0 μA40 °C≤T
J
≤125 °C 10T
J
= 25 °C 58 75Supply current, high-level output No Load on OUT EN = V
I(IN)
μA40 °C≤T
J
≤125 °C 75 100Leakage current OUT connected to ground EN = 0 40 °C≤T
J
≤125 °C 10 μA
UNDERVOLTAGE LOCKOUT
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Low-level input voltage 2 2.5 VHysteresis T
J
= 25 °C 100 mV
OVERCURRENT ( OC)
Output low voltage I
O
= 10 mA, V
OL( OC)
0.4 VOff-state current
(1)
V
O
= 5 V, V
O
= 3.3 V 1 μA
(1) Specified by design, not production tested.
6Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
PARAMETER MEASUREMENT INFORMATION
RL CL
OUT
trtf
90% 90%
10%
10%
50% 50%
90%
10%
VO(OUT)
VI(EN)
VO(OUT)
VOLTAGE WAVEFORMS
TEST CIRCUIT
ton toff
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 1. Test Circuit and Voltage Waveforms
TABLE OF TIMING DIAGRAMS
FIGURE
Turnon Delay and Rise Time 2Turnoff Delay and Fall Time 3Turnon Delay and Rise Time with 1- μF Load 4Turnoff Delay and Rise TIME with 1- μF Load 5Device Enabled Into Short 6TPS2030, TPS2031, TPS2032, TPS2033, and TPS2034, Ramped Load on Enabled Device 7, 8, 9, 10, 11TPS2034, Inrush Current 127.9- ΩLoad Connected to an Enabled TPS2030 Device 133.7- ΩLoad Connected to an Enabled TPS2030 Device 143.7- ΩLoad Connected to an Enabled TPS2031 Device 152.6- ΩLoad Connected to an Enabled TPS2031 Device 162.6- ΩLoad Connected to an Enabled TPS2032 Device 171.2- ΩLoad Connected to an Enabled TPS2032 Device 181.2- ΩLoad Connected to an Enabled TPS2033 Device 190.9- ΩLoad Connected to an Enabled TPS2033 Device 200.9- ΩLoad Connected to an Enabled TPS2034 Device 210.5- ΩLoad Connected to an Enabled TPS2034 Device 22
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
24 6 8 10 12 14 16 18 20
t − Time − ms
0
VIN = 5 V
RL = 27 Ω
TA = 25°C
VO(OUT) (2 V/div)
VI(EN)
VO(OUT)
VI(EN) (5 V/div)
2 4 6 8 10 12 14 16 18 20
t − Time − ms
VI(EN) (5 V/div)
0
VI(IN) = 5 V
RL = 27 Ω
TA = 25°C
VO(OUT) (2 V/div)
VI(EN)
VO(OUT)
24 6 8 10 12 14 16 18 20
t − Time − ms
VI(EN) (5 V/div)
0
VI(IN) = 5 V
CL = 1 µF
RL = 27 Ω
TA = 25°C
VO(OUT) (2 V/div)
VI(EN)
VO(OUT)
24 6 8 10 12 14 16 18 20
t − Time − ms
VI(EN) (5 V/div)
0
VI(IN) = 5 V
CL = 1 µF
RL = 27 Ω
TA = 25°C
VO(OUT) (2 V/div)
VI(EN)
VO(OUT)
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 2. Turnon Delay and Rise Time Figure 3. Turnoff Delay and Fall Time
Figure 4. Turnon Delay and Rise Time With 1-µF Load Figure 5. Turnoff Delay and Fall Time With 1- μF Load
8Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
12 3 4 5 6 7 8 9 10
t − Time − ms
VI(EN) (5 V/div)
0
IO(OUT) (1 A/div)
VI(EN)
IO(OUT)
VI(IN) = 5 V
TA = 25°CTPS2034
TPS2033
TPS2032
TPS2031
TPS2030
20 40 60 80 100 120 140 160 180 200
t − Time − ms
VO(OC) (5 V/div)
0
IO(OUT) (500 mA/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
TA = 25°C
20 40 60 80 100 120 140 160 180 200
t − Time − ms
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
TA = 25°C
20 40 60 80 100 120 140 160 180 200
t − Time − ms
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
TA = 25°C
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 6. Device Enabled Into Short Figure 7. TPS2030, Ramped Load on Enabled Device
Figure 8. TPS2031, Ramped Load on Enabled Device Figure 9. TPS2032, Ramped Load on Enabled Device
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
20 40 60 80 100 120 140 160 180 200
t − Time − ms
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
TA = 25°C
20 40 60 80 100 120 140 160 180 200
t − Time − ms
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
TA = 25°C
1 2 3 4 5 6 7 8 9 10
t − Time − ms
0
II(IN) (500 mA/div)
VI(EN)
II(IN) RL = 10 Ω
TA = 25°C
VI(EN) (5 V/div)
470 µF
47 µF
150 µF
200 400 600 800 1000 12001400 1600 1800 2000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (200 mA/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 7.9 Ω
TA = 25°C
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 10. TPS2033, Ramped Load on Enabled Device Figure 11. TPS2034, Ramped Load on Enabled Device
Figure 12. TPS2034, Inrush Current Figure 13. 7.9- ΩLoad Connected to anEnabled TPS2030 Device
10 Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
50 100 150 200 250 300 350 400 450 500
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (500 mA/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 3.7 Ω
TA = 25°C
200 400 600 800 1000 12001400 1600 1800 2000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 3.7 Ω
TA = 25°C
50 100 150 200 250 300 350 400 450 500
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 2.6 Ω
TA = 25°C
200 400 600 800 1000 1200 1400 1600 1800 2000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 2.6 Ω
TA = 25°C
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 14. 3.7- ΩLoad Connected to an Figure 15. 3.7- ΩLoad Connected to anEnabled TPS2030 Device Enabled TPS2031 Device
Figure 16. 2.6- ΩLoad Connected to an Figure 17. 2.6- ΩLoad Connected to anEnabled TPS2031 Device Enabled TPS2032 Device
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
100 200 300 400 500 600 700 800 900 1000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (1 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 1.2 Ω
TA = 25°C
100 200 300 400 500 600 700 800 900 1000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (2 A/div)
VO(OC)
IO(OUT) VI(IN) = 5 V
RL = 1.2 Ω
TA = 25°C
100 200 300 400 500 600 700 800 900 1000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (2 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 0.9 Ω
TA = 25°C
100 200 300 400 500 600 700 800 900 1000
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (5 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 0.9 Ω
TA = 25°C
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 18. 1.2- ΩLoad Connected to an Figure 19. 1.2- ΩLoad Connected to anEnabled TPS2032 Device Enabled TPS2033 Device
Figure 20. 0.9- ΩLoad Connected to an Figure 21. 0.9- ΩLoad Connected to anEnabled TPS2033 Device Enabled TPS2034 Device
12 Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
50 100 150 200 250 300 350 400 450 500
t − Time − µs
VO(OC) (5 V/div)
0
IO(OUT) (5 A/div)
VO(OC)
IO(OUT)
VI(IN) = 5 V
RL = 0.5 Ω
TA = 25°C
TYPICAL CHARACTERISTICS
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 22. 0.5- ΩLoad Connected to anEnabled TPS2034 Device
TABLE OF GRAPHS
FIGURE
t
d(on)
Turnon delay time vs Output voltage 23t
d(off)
Turnoff delay time vs Input voltage 24t
r
Rise time vs Load current 25t
f
Fall time vs Load current 26Supply current (enabled) vs Junction temperature 27Supply current (disabled) vs Junction temperature 28Supply current (enabled) vs Input voltage 29Supply current (disabled) vs Input voltage 30vs Input voltage 31I
OS
Short-circuit current limit
vs Junction temperature 32vs Input voltage 33vs Junction temperature 34r
DS(on)
Static drain-source on-state resistance
vs Input voltage 35vs Junction temperature 36V
I
Input voltage Undervoltage lockout 37
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
4.5
4
3.5 2.5 3 3.5 4 4.5
− Turn-on Delay Time − ms
5
5.5
7.5
5 5.5 6
VI − Input Voltage − V
td(on)
6
6.5
7TA = 25°C
CL = 1 µF
17
16.5
162.5 3 3.5 4 4.5
17.5
18
5 5.5 6
VI − Input Voltage − V
− Turn-off Delay Time − ms
td(off)
TA = 25°C
CL = 1 µF
3.25
2.75
2.5 0 0.5
− Fall Time − ms
3.5
1 1.5 2
3
IL − Load Current − A
tf
TA = 25°C
CL = 1 µF
5.5
50 0.5 1
− Rise Time − ms
6
6.5
1.5 2
IL − Load Current − A
tr
TA = 25°C
CL = 1 µF
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
TURNON DELAY TIME TURNOFF DELAY TIMEvs vsOUTPUT VOLTAGE INPUT VOLTAGE
Figure 23. Figure 24.
RISE TIME FALL TIMEvs vsLOAD CURRENT LOAD CURRENT
Figure 25. Figure 26.
14 Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
55
45
35−50 −25 0 25 50
65
75
75 100 150
TJ − Junction Temperature − °C
Supply Current (Enabled) − Aµ
125
VI(IN) = 3.3 V
VI(IN) = 4 V
VI(IN) = 5 V
VI(IN) = 5.5 V
VI(IN) = 2.7 V
1
0
−1−50 −25 0 25 50
4
5
75 100 150
TJ − Junction Temperature − °C
Supply Current (Disabled) − Aµ
125
3
2
VI(IN) = 4 V
VI(IN) = 2.7 V
VI(IN) = 5 V
VI(IN) = 5.5 V
VI(IN) = 3.3 V
55
45
35 2.5 3 3.5 4 4.5
65
75
5 5.5 6
VI − Input Voltage − V
Supply Current (Enabled) − Aµ
TJ = 125°C
TJ = 85°C
TJ = 25°C
TJ = 0°C
TJ = −40°C
1
0
−1 2.5 3 3.5 4 4.5
4
5
5 5.5 6
VI − Input Voltage − V
Supply Current (Disabled) − Aµ
3
2TJ = 85°C
TJ = 0°C
TJ = −40°C
TJ = 125°C
TJ = 25°C
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
SUPPLY CURRENT (ENABLED) SUPPLY CURRENT (DISABLED)vs vsJUNCTION TEMPERATURE JUNCTION TEMPERATURE
Figure 27. Figure 28.
SUPPLY CURRENT (ENABLED) SUPPLY CURRENT (DISABLED)vs vsINPUT VOLTAGE INPUT VOLTAGE
Figure 29. Figure 30.
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
1.5
0.5
02 3 4
2.5
3.5
5 6
VI − Input Voltage − V
− Short-Circuit Current Limit − A
IOS
1
2
3
TPS2033
TPS2032
TPS2031
TPS2030
TPS2034
TA = 25°C
1.5
0.5
0
−50 −25 0
2.5
3.5
25 100
TJ − Junction Temperature − °C
− Short-Circuit Current Limit − A
IOS
1
2
3
TPS2033
TPS2032
TPS2031
TPS2030
TPS2034
50 75
20
−50 −25 0
40
60
25 150
TJ − Junction Temperature − °C
30
50
VI = 2.7 V
50 75 100 125
VI = 3.3 V
VI = 5.5 V
IO = 0.18 A
Ω
rDS(on) − Static Drain-Source On-State Resistance − m
20
2.5 3 3.5
40
60
4 6
VI − Input Voltage − V
30
50
4.5 5
Ω
rDS(on) − Static Drain-Source On-State Resistance − m
5.5
TJ = 25°C
TJ = 125°C
TJ = −40°C
IO = 0.18 A
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
SHORT-CIRCUIT CURRENT LIMIT SHORT-CIRCUIT CURRENT LIMITvs vsINPUT VOLTAGE JUNCTION TEMPERATURE
Figure 31. Figure 32.
STATIC DRAIN-SOURCE ON-STATE RESISTANCE STATIC DRAIN-SOURCE ON-STATE RESISTANCEvs vsINPUT VOLTAGE JUNCTION TEMPERATURE
Figure 33. Figure 34.
16 Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
20 3 3.5
40
60
4 6
VI − Input Voltage − V
30
50
4.5 5 5.5
TJ = 25°C
TJ = 125°C
IO = 1.8 A
TJ = −40°C
Ω
rDS(on) − Static Drain-Source On-State Resistance − m
20
−50 −25 0
40
60
25 150
TJ − Junction Temperature − °C
30
50
50 75 100 125
VI = 4 V
VI = 5.5 V
IO = 1.8 A
Ω
rDS(on) − Static Drain-Source On-State Resistance − m
VI = 3.3 V
2−50 0 50 100
2.4
2.5
150
TJ − Temperature − °C
2.3
2.2
Start Threshold
Stop Threshold
2.1
VI− Input V oltage − V
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
STATIC DRAIN-SOURCE ON-STATE RESISTANCE STATIC DRAIN-SOURCE ON-STATE RESISTANCEvs vsINPUT VOLTAGE JUNCTION TEMPERATURE
Figure 35. Figure 36.
UNDERVOLTAGE LOCKOUT
Figure 37.
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
APPLICATION INFORMATION
IN
OC
EN GND
0.1 µF
2,3
5
4
6,7,8
0.1 µF22 µF
Load
1
OUT
TPS2034
Power Supply
2.7 V to 5.5 V 10 kΩ
POWER SUPPLY CONSIDERATIONS
OVERCURRENT
OC RESPONSE
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 38. Typical Application
A 0.01- μF to 0.1- μF ceramic bypass capacitor between IN and GND, close to the device, is recommended.Placing a high-value electrolytic capacitor on the output and input pins is recommended when the output load isheavy. This precaution reduces power supply transients that may cause ringing on the input. Additionally,bypassing the output with a 0.01- μF to 0.1- μF ceramic capacitor improves the immunity of the device toshort-circuit transients.
A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase theseries resistance of the current path. When an overcurrent condition is detected, the device maintains a constantoutput current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is presentlong enough to activate thermal limiting.
Three possible overload conditions can occur. In the first condition, the output has been shorted before thedevice is enabled or before V
I(IN)
has been applied (see Figure 6 ). The TPS203x senses the short andimmediately switches into a constant-current output.
In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive loadoccurs, very high currents may flow for a short time before the current-limit circuit can react (see Figure 13through Figure 22 ). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the deviceswitches into constant-current mode.
In the third condition, the load has been gradually increased beyond the recommended operating current. Thecurrent is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device isexceeded (see Figure 7 through Figure 11 ). The TPS203x is capable of delivering current up to the current-limitthreshold without damaging the device. Once the threshold has been reached, the device switches into itsconstant-current mode.
The OC open-drain output is asserted (active low) when an overcurrent or overtemperature condition isencountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting fromthe inrush current flowing through the device, charging the downstream capacitor. An RC filter can be connectedto the OC pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowersthe inrush current flow through the device during hot-plug events by providing a low impedance energy source,thereby reducing erroneous overcurrent reporting.
18 Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
GND
IN
IN
EN
OUT
OC
OUT
OUT
TPS203x
GND
IN
IN
EN
OUT
OC
OUT
OUT
TPS203x
Rpullup
V+
Rfilter
Rpullup
Cfilter
V+
POWER DISSIPATION AND JUNCTION TEMPERATURE
PD+rDS(on) I2
(1)
TJ+PD RqJA )TA
(2)
THERMAL PROTECTION
UNDERVOLTAGE LOCKOUT (UVLO)
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
Figure 39. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses
The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to passlarge currents. The thermal resistances of these packages are high compared to those of power packages; it isgood design practice to check power dissipation and junction temperature. The first step is to find r
DS(on)
at theinput voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature ofinterest and read r
DS(on)
from Figure 33 through Figure 36 . Next, calculate the power dissipation using:
Finally, calculate the junction temperature:
Where:
T
A
= Ambient Temperature °CR
θJA
= Thermal resistance SOIC = 172 °C/W, PDIP = 106 °C/W
Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees,repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generallysufficient to get an acceptable answer.
Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present forextended periods of time. The faults force the TPS203x into constant current mode, which causes the voltageacross the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal tothe input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protectioncircuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sensecircuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continuesto cycle in this manner until the load fault or input power is removed.
An undervoltage lockout ensures that the power switch is in the off state at powerup. Whenever the input voltagefalls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertionsystems where it is not possible to turn off the power switch before input power is removed. The UVLO alsokeeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch isenabled. Upon reinsertion, the power switch will be turned on, with a controlled rise time to reduce EMI andvoltage overshoots.
Copyright © 1998 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
www.ti.com
GENERIC HOT-PLUG APPLICATIONS (Figure 40 )
Power
Supply Block of
Circuitry
TPS2034
GND
IN
IN
EN
OUT
OUT
OUT
OC
0.1 µF
1000 µF
Optimum
2.7 V to 5.5 V
PC Board
Overcurrent Response
TPS2030 , TPS2031TPS2032 , TPS2033 , TPS2034
SLVS190C – DECEMBER 1998 – REVISED OCTOBER 2007
In many applications it may be necessary to remove modules or pc boards while the main unit is still operating.These are considered hot-plug applications. Such implementations require the control of current surges seen bythe main power supply and the card being inserted. The most effective way to control these surges is to limit andslowly ramp the current and voltage being applied to the card, similar to the way in which a power supplynormally turns on. Because of the controlled rise times and fall times of the TPS203x series, these devices canbe used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature ofthe TPS203x also ensures the switch will be off after the card has been removed, and the switch will be offduring the next insertion. The UVLO feature ensures a soft start with a controlled rise time for every insertion ofthe card or module.
Figure 40. Typical Hot-Plug Implementation
By placing the TPS203x between the V
CC
input and the rest of the circuitry, the input power will reach this devicefirst after insertion. The typical rise time of the switch is approximately 9 ms, providing a slow voltage ramp at theoutput of the device. This implementation controls system surge currents and provides a hot-pluggingmechanism for any device.
20 Submit Documentation Feedback Copyright © 1998 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2030 TPS2031 TPS2032 TPS2033 TPS2034
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2010
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TPS2030D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2030DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2030DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2030DRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2030P ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Purchase Samples
TPS2030PE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Purchase Samples
TPS2031D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2031DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2031DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2031DRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2031P ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Purchase Samples
TPS2031PE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Purchase Samples
TPS2032D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2032DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2032DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2032DRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2033D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2033DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2010
Addendum-Page 2
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TPS2033DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2033DRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2034D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2034DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Request Free Samples
TPS2034DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2034DRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Purchase Samples
TPS2034P ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Purchase Samples
TPS2034PE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type Purchase Samples
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2010
Addendum-Page 3
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS2030, TPS2032 :
•Automotive: TPS2030-Q1, TPS2032-Q1
NOTE: Qualified Version Definitions:
•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0 (mm) B0 (mm) K0 (mm) P1
(mm) W
(mm) Pin1
Quadrant
TPS2030DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TPS2031DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TPS2032DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TPS2033DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TPS2034DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 19-Mar-2008
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS2030DR SOIC D 8 2500 340.5 338.1 20.6
TPS2031DR SOIC D 8 2500 340.5 338.1 20.6
TPS2032DR SOIC D 8 2500 340.5 338.1 20.6
TPS2033DR SOIC D 8 2500 340.5 338.1 20.6
TPS2034DR SOIC D 8 2500 340.5 338.1 20.6
PACKAGE MATERIALS INFORMATION
www.ti.com 19-Mar-2008
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
