MB39C022G/J/L/N Buck DC/DC Converter + Low Noise LDO The MB39C022 is a 2 channels power supply IC. It consists of one channel Buck DC/DC Converter and one channel LDO regulator. The DC/DC converter has fast transient response with current mode control topology. Moreover, the integrated LDO provides an auxiliary output supply for noise sensitive circuit. Features Power supply voltage range : 2.5 V to 5.5 V For Buck DC/DC included SW FET (CH1) : output 0.8 V to 4.5 V, 600 mA Max DC For LDO (CH2) : output 3.30 V (MB39C022G) 300 mA Max DC : output 2.85 V (MB39C022J) 300 mA Max DC : output 1.80 V (MB39C022L) 300 mA Max DC : output 1.20 V (MB39C022N) 300 mA Max DC Error amplifier threshold voltage : 0.3 V (2.5%) (CH1) Fast line transient response with current mode topology (CH1) PFM mode at light load current with VO1/VIN1 80% (IO1 10 mA) (CH1) Power-on-reset with 66 ms delay (CH1) Built-in short circuit protect (CH2) Built-in over current protect (CH1, CH2) Built-in thermal protection function Small size plastic SON-10 (3 mm x 3 mm) package Applications Portable Equipment PND, GPS PMP Mobile TV, USB-dongle (CMMB, DVB-T, DMB-T) Smart-phone MP3 Cypress Semiconductor Corporation Document Number: 002-08460 Rev. *A * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised February 24, 2016 MB39C022G/J/L/N Contents Pin Assignment ................................................................ 3 Pin Descriptions .............................................................. 4 I/O Terminal Equivalent Circuit Diagram ........................ 5 Block Diagram .................................................................. 6 Function Descriptions ...................................................... 7 PFM/PWM Logic Control Block (CH1) ........................ 7 Level converter and Iout Comparator circuit (CH1) ..... 7 Error Amp. circuit (CH1) .............................................. 7 LDO Block (CH2) ......................................................... 7 POR Block ................................................................... 7 Reference Voltage Block (VREF) ................................ 7 Under Voltage Lockout Protection Circuit Block (UVLO) ................................................... 8 Over Temperature Protection Block (OTP) ................. 8 Control Block (CTL) ..................................................... 8 Absolute Maximum Ratings ............................................ 9 Recommended Operating Conditions .......................... 10 Electrical Characteristics ............................................... 11 Test Circuit For Measuring Typical Operating Characteristics .............................................. 13 Application Notes ........................................................... 14 Document Number: 002-08460 Rev. *A Selection of components ........................................... 14 DC/DC Output voltage setting ................................... 15 Power On Reset (POR) ............................................. 15 Power dissipation and heat considerations ............... 16 Board layout, design example ................................... 17 Example Of Standard Operation Characteristics ........ 18 DC/DC Conversion Efficiency ................................... 18 DC/DC Load Regulation ............................................ 18 DC/DC Line Regulation ............................................. 19 DC/DC Switching Waveform ..................................... 19 LDO Load Regulation ................................................ 20 LDO Line Regulation ................................................. 20 LDO Power Supply Rejection Ratio .......................... 21 DC/DC Load Transient Waveforms ........................... 21 DC/DC Power MOS FET ON Resistance .................. 22 Application Circuits Examples ...................................... 24 Usage Precautions ......................................................... 26 Ordering Information ...................................................... 27 RoHS Compliance Information of Lead(Pb) Free Version ................................................... 27 Package Dimension ........................................................ 28 Page 2 of 30 MB39C022G/J/L/N 1. Pin Assignment (TOP VIEW) GND1 LX VIN1 EN1 FB 10 9 8 7 6 1 2 3 4 5 EN2 VIN2 VOUT2 POR GND2 (LCC-10P-M04) Document Number: 002-08460 Rev. *A Page 3 of 30 MB39C022G/J/L/N 2. Pin Descriptions Block CH1 (Buck DC/DC) CH2 (LDO) Control Power Power-on Reset Pin No. Pin name I/O Descriptions 6 FB I CH1 Error Amplifier input pin 9 LX O CH1 Inductor connection pin 3 VOUT2 O CH2 LDO output pin 7 EN1 I CH1 Control pin (L : shutdown / H : operation) 1 EN2 I CH2 Control pin (L : shutdown / H : operation) 8 VIN1 - CH1 Power supply pin 2 VIN2 - CH2 Power supply pin 10 GND1 - CH1 Ground pin 5 GND2 - CH2 Ground pin 4 POR O CH1 Power on reset output pin (NMOS open drain) Document Number: 002-08460 Rev. *A Page 4 of 30 MB39C022G/J/L/N 3. I/O Terminal Equivalent Circuit Diagram V IN 1 POR E N G ND2 G ND2 V IN1 V IN 1 LX FB G ND2 G ND 1 V IN 2 V O U T2 G ND2 * : ESD Protection device Document Number: 002-08460 Rev. *A Page 5 of 30 MB39C022G/J/L/N 4. Block Diagram <<CH1 Buck DC/DC>> VIN1 Error Amp. 6 8 FB ICOMP PFM PWM Logic Control LX IO1 (600 mA Max) VO1 (0.8 V to 4.5 V) 9 DRV Current Limit LEVEL CONV. OSC GND1 10 VIN or VO1 <<CH2: LDO>> Error Amp. POR VIN2 2 4 POR VOUT2 3 POR IO2 (300 mA Max) VO2 3.3 V: MB39C022G OCP/SCP VIN GND2 (2.5 V to 5.5 V) 2.85 V: MB39C022J 1.8 V: MB39C022L 1.2 V: MB39C022N 5 OTP VREF UVLO EN1 7 enb1 (H: CH1 ON) EN2 1 enb2 (H: CH2 ON) <<10 PIN>> Document Number: 002-08460 Rev. *A Page 6 of 30 MB39C022G/J/L/N 5. Function Descriptions 5.1 PFM/PWM Logic Control Block (CH1) The built-in P-ch and N-ch MOS FETs are controlled for synchronization rectification according to the frequency (2.0 MHz) oscillated from the built-in oscillator (square wave oscillation circuit). Under light load, it operates intermittently. This circuit protects the through current caused by synchronous rectification and the reverse current in Discontinuous Conduction Mode. Since the PWM control circuit of this IC is in the control method in current mode, the current peak value is monitored and controlled as required. 5.2 Level converter and Iout Comparator circuit (CH1) The Level converter circuit detects the current (ILX) which flows to the external inductor from the built-in P-ch MOS FET. By comparing VIDET obtained through I-V conversion of peak current IPK of ILX with the Error Amp. output, the Iout Comparator turns off the built-in P-ch MOS FET via the PWM Logic Control circuit. 5.3 Error Amp. circuit (CH1) The error amplifier (Error Amp.) detects the output voltage from the DC/DC converter and output to the current comparators (ICOMP). The output voltage setting resistor externally connected to FB allows an arbitrary output voltage to be set. 5.4 LDO Block (CH2) The integrated low noise low dropout regulator (LDO) is available up to 300 mA current capability and 700 mA over current protection (OCP) 350 mA short circuit protection (SCP). The LDO output VOUT2 requires a 4.7 F capacitor for MB39C022G and MB39C022N and a 1.0 F capacitor for MB39C022J and MB39C022L for stability. MB39C022G, MB39C022J, MB39C022L and MB39C022N have fixed 3.3 V, 2.85 V, 1.8 V and 1.2 V output voltages respectively, eliminating the need for an external resistor divider. 5.5 POR Block The POR circuit monitors the VO1 through the FB pin voltage. When the FB pin voltage reaches 97 of VFBTH, POR pin becomes high level after the hold time of 66 ms. The POR pin is an open-drain output and pulled up to VIN or VO1 with an external resistor. Timing Chart : (POR pin pulled up to VIN with resistor) VUVLO VIN EN1 VTH x 97% FB POR thold thold VUVLO : UVLO threshold voltage (VTLH = 2.050 V) VTH : FB pin threshold voltage (VTH = 0.3 V) 5.6 Reference Voltage Block (VREF) A high accuracy reference voltage is generated with BGR (bandgap reference) circuit. Document Number: 002-08460 Rev. *A Page 7 of 30 MB39C022G/J/L/N 5.7 Under Voltage Lockout Protection Circuit Block (UVLO) The circuit protects against IC malfunction and system destruction/deterioration in a transitional state or a momentary drop of when the internal reference voltage starts. It detects a voltage drop at the VIN1 pin and stops IC operation. When voltages at the VIN1 pin exceed the threshold voltage of the under voltage lockout protection circuit, the system is restored. 5.8 Over Temperature Protection Block (OTP) The circuit protects an IC from heat-destruction. If the junction temperature reaches 135C, the circuit turns off the CH1 and CH2 operation, When the junction temperature comes down to 110C, the CH1 and CH2 are returned to the normal operation. 5.9 Control Block (CTL) Control function table EN1 EN2 CH1 and POR CH2 VREF, UVLO, OTP L L OFF OFF OFF H L ON OFF ON L H OFF ON ON H H ON ON ON Document Number: 002-08460 Rev. *A Page 8 of 30 MB39C022G/J/L/N 6. Absolute Maximum Ratings Parameter Symbol Condition Rating Unit Min Max 6.0 V VIN1 0.3 V VIN1 0.3 V 6.0 6.0 6.0 VIN1 0.3 V V VIN1 VIN1 pin VIN2 VIN2 pin VFB FB pin VEN1 EN1 pin VEN2 EN2 pin POR pull-up voltage VPOR POR pin LX voltage VLX LX pin 0.3 0.3 0.3 0.3 0.3 0.3 0.3 LX peak current ILX LX pin AC - 1.6 A VOUT2 peak current IO2 VOUT2 pin AC - 0.8 A Power dissipation PD Ta - 2632*1, *2 mW - 980*1, *3 - 1053*1, *2, *4 - 392*1, *3, *4 55 125 Power supply voltage Input voltage 25C Ta = Storage temperature TSTG 85C - *1: When mounted on four layer epoxy board of 11.7 cm x 8.4 cm *2: At connect the exposure pad and with thermal via (Thermal via 4 pcs). *3: At connect the exposure pad and not thermal via. *4: Power dissipation value between V V C 25C and 85C is obtained by connecting these two points with a straight line Notes: * The use of negative voltages below 0.3 V to the GND pin may create parasitic transistors on LSI lines, which can cause abnormal operation. * If LX terminal is short-circuited to VIN1 or VIN2 or GND line, there is a possibility to destroy it. Such usage is prohibit WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. Document Number: 002-08460 Rev. *A Page 9 of 30 MB39C022G/J/L/N 7. Recommended Operating Conditions Parameter Power supply voltage Symbol Value Condition VIN1 VIN1 pin*1, *3, *4, *5 VIN2 VIN2 pin*2, *3 VFB Min Typ Unit Max 2.5 3.7 5.5 V FB pin - 0.30 - V VEN1 EN1 pin 0 - 5.5 V VEN2 EN2 pin 0 - 5.5 V Output voltage VO1 CH1 : Buck DC/DC*1, *5 0.8 - 4.5 V Output current ILX LX pin DC - - 0.6 A IVOUT2 VOUT2 pin DC - - 0.3 A Ta - 40 25 85 C Input voltage Operating ambient temperature *1 : The minimum VIN1 has to meet two conditions : VIN1 (VIN1 Min) and VIN1 VO1 0.5 V *2 : The minimum VIN2 has to meet two conditions : VIN2 (VIN2 Min) and VIN2 VO2 Vdrop (VO2 and Vdrop values are specified in "Electrical Characteristics") *3 : VIN1 VIN2 *4 : VIN1 startup rise time 1 ms is recommended *5 : PFM mode at light load current with VO1/VIN1 80% (IO1 10 mA) WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand. Document Number: 002-08460 Rev. *A Page 10 of 30 MB39C022G/J/L/N 8. Electrical Characteristics (Ta = CH1 [ Buck DC/DC ] Parameter Symbol Pin No. Threshold voltage VTH 6 FB pin Input Bias current IFB 6 FB = 0 V SW PMOS-Tr On resistor RPON 8,9 ILX = SW NMOS-Tr On resistor RNON 9,10 Line regulation Vline1 Load regulation Over current protect 25C, VIN1 = VIN2 = 3.7 V) Value Condition Min Typ V 0 2.5% 100 - 0.35 - ILX = 100 mA - 0.25 - - VIN1 = 2.5 V to 5.5 V*1 - 10 - mV Vload1 - IO1 = 100 mA to 600 mA - 10 - mV ILIM1 9 VOUT1 x 0.9 0.9 1.2 1.5 A VO2 3 IO2 = 0 mA to MB39C022G 300 mA 2.5% 3.30 2.5% V IO2 = 0 mA to MB39C022J 300 mA 2.5% 2.85 2.5% V IO2 = 0 mA to MB39C022L 300 mA 2.5% 1.80 2.5% V IO2 = 0 mA to MB39C022N 300 mA 2.5% 1.20 2.5% V - - 10 mV Output voltage 100 mA 2.5% 100 0.3 Unit Max nA Line regulation Vline2 3 VIN2 = 2.5 V to 5.5 V*2 Load regulation Vload2 3 IO2 = 0 mA to 300 mA - - 25 mV Drop out voltage Vdrop 3 IO2 = 300 mA, VIN2 = VO2 : MB39C022G, MB39C022J - 200 - mV MB39C022G*3 f = 1 kHz - 70*4 - dB f = 10 kHz - 70*4 - dB - 65*4 - dB - 65*4 - dB - 60* 4 - dB - 60*4 - dB - 55*4 - dB - 55*4 - dB - Vrms CH2 [ LDO ] Power supply rejection ratio MB39C022J*3 PSRR f = 1 kHz f = 10 kHz 3 MB39C022L*3 f = 1 kHz f = 10 kHz MB39C022N*3 f = 1 kHz f = 10 kHz Output noise voltage Vnoise 3 f = 10 Hz to 100 kHz, EN1 = 0 V - 55*4 Over current protect ILIM2 3 VO2 x 0.9 500 700 980 mA Short circuit protect ISCP2 3 VO2 = 0 V 150 350 700 mA (Continued) Document Number: 002-08460 Rev. *A Page 11 of 30 MB39C022G/J/L/N (Continued) (Ta = Parameter Hold time Power On Reset Output voltage [ POR ] Output current Under Voltage Lockout Protection Circuit Block [ UVLO ] Symbol Pin No. 25C, VIN1 = VIN2 = 3.7 V) Value Condition Min Typ Max Unit Thold 4 fosc = 2 MHz 52.8 66 79.2 ms VPOR 4 POR = 250 A - - 0.1 V IPOR 4 POR = 5.5 V - - 1 A Threshold voltage VTHL 2, 8 VIN1 1.95 2.10 2.25 V Hysteresis width VH 2, 8 - - 0.20 - V TOTPH - - - - C TOTPHYS - - - 135 25 - C Over Stop temperature Temperature Protection Block Hysteresis width [ OTP ] Oscillator Block [ OSC ] Output frequency fosc 9 - 1.6 2.0 2.4 MHz Control Block [CTL ] Input voltage VIH 1, 7 EN1, EN2 ON 1.5 - - V VIL 1, 7 EN1, EN2 OFF - - 0.4 V Input current IEN 1, 7 EN1, EN2 = 0 V 100 0 100 nA Shut down power supply current ICC1 8 EN1, EN2 = 0 V - 0 1 A ICC1 2 EN1, EN2 = 0 V - 0 1 A Standby power supply current (DC/DC) ICC2 8 - 30 60 A ICC2 2 EN1 = VIN1, EN2 = 0 V IO1 = 0 mA, VFB = VIN1 - 0 1 Standby power supply current (LDO) ICC3 8 - 10 18 ICC3 2 EN1 = 0 V, EN2 = VIN1 IO2 = 0 mA - 60 120 Power-on invalid current ICC4 8 - 0.9 1.5 mA ICC4 2 EN1, EN2 = VIN1, VFB = 0.2 V - 60 120 A General *1 A : The minimum VIN1 has to meet two conditions : VIN1 (VIN1 Min) and VIN1 VO1 0.5 V *2 : The minimum VIN2 has to meet two conditions : VIN2 (VIN2 Min) and VIN2 VO2 Vdrop (VO2 and Vdrop *3 : VIN2 = VO2 1 V, (MB39C022N: VIN2 = 2.5 V), IO2 = 100 mA *4 : This value is not be specified. This should be used as a reference to support designing the circuits. values are specified in " Electrical Characteristics") Document Number: 002-08460 Rev. *A Page 12 of 30 MB39C022G/J/L/N 9. Test Circuit For Measuring Typical Operating Characteristics EN2 EN2 GND1 C2 VIN2 LX C4 VO1 L1 VO2 VOUT2 VIN1 C5 VIN C1 POR POR EN1 EN1 R3 R5 GND2 C3 FB R6 Component Item Specification Remarks C1 Ceramic capacitor 10 F C2 Ceramic capacitor 4.7 F C3 Ceramic capacitor 22 pF C4 Ceramic capacitor 4.7 F C5 Ceramic capacitor 1 F for MB39C022J, MB39C022L 4.7 F for MB39C022G, MB39C022N L1 Inductor 2.2 H R3 Resistor 1 M R5 Resistor 600 k R6 Resistor 200 k at VO1 = 1.2 V* * : The output voltage of VO1 can be adjusted by the external resistor divider R5. VO1 = Vref x (R5 + R6) R6 Document Number: 002-08460 Rev. *A = 0.3 V x (600 k + 200 k) 200 k = 1.2 V Page 13 of 30 MB39C022G/J/L/N 10. Application Notes 10.1 Selection of components Selection of an external inductor for DC/DC This IC is designed to operate well with a 2.2 H inductor. Choosing larger values would lead to larger overshoot/undershoot during load transient. Choosing a smaller value would lead to larger ripple voltage. The inductor should be rated for a saturation current higher than the LX peak current value during normal operating conditions, and should have a minimal DC resistance. (100 m or less is recommended to improve efficiency.) LX peak current value IPK is obtained by the following formula. IPK = IOUT + L VIN - VOUT L x D fosc x 1 2 = IOUT + (VIN - VOUT) x VOUT 2 x L x fosc x VIN : External inductor value IOUT : Load current (DC) VIN : Power supply voltage VOUT : Output setting voltage D : ON- duty to be switched ( = VOUT/VIN) fosc : Switching frequency (2.0 MHz) ex) At VIN = 3.7 V, VOUT = 1.2 V, IOUT = 0.6 A, L = 2.2 H, fosc = 2.0 MHz The maximum peak current value IPK; IPK = IOUT (VIN VOUT) x VOUT 2 x L x fosc x VIN = 0.6 A (3.7 V 1.2 V) x 1.2 V 2 x 2.2 H x 2 MHz x 3.7 V = 0.69 A I/O capacitor selection * DC/DC's output capacitor's finite equivalent series resistance (ESR) causes ripple voltages on output equal to the amount of current variation multiplied by the ESR value. The output capacitor value also has a significant impact on the operating stability of the device when used as a DC/DC converter. Therefore, Cypress generally recommends C2 = 4.7 F as DC/DC output capacitor, or a larger capacitor value can be used if ripple voltages are not suitable. * For DC/DC, select a low ESR for the VIN1/VIN2 input capacitor to suppress dissipation from ripple currents. In addition, to reduce startup overshoot for DC/DC and LDO, it is recommended that larger ceramic capacitor be used for input capacitors C1 and C4. Recommended values are C1 = 10 F, C4 = 4.7 F. * Types of capacitors Ceramic capacitors are effective for reducing the ESR and afford smaller DC/DC converter circuit. However, power supply functions as a heat generator, therefore avoid using capacitor with the F-temperature rating ( 80% to 20%). Cypress recommends capacitors with the B-temperature rating ( 10 to 20). Normal electrolytic capacitors are not recommended due to their high ESR. Tantalum capacitor will reduce ESR, however, it is dangerous to use because it turns into short mode when damaged. If you insist on using a tantalum capacitor, Cypress recommends the type with an internal fuse. Document Number: 002-08460 Rev. *A Page 14 of 30 MB39C022G/J/L/N 10.2 DC/DC Output voltage setting The output voltage VO1 of this IC is defined by the external resistive divider R5 & R6. Note that C3 is a capacitor used for improving stability. Use a 22 pF cap for C3 should be suitable in all cases. VO1 = Vref x R5 R6 R6 = 0.3 V x 600 k 200 k 200 k = 1.2 V VO1 MB39C022 R5 C3 6 FB R6 Vref (0.3 V) + 10.3 Power On Reset (POR) R3 and R4 are the pull-up resistors for POR (Pin 4). A 1 M resistor is required to placed at either R3 or R4. When R3 has a 1 M resistor and R4 is open; the POR will be connected VIN. When R4 has a 1 M resistor and R3 is open; the POR pin will be connected to VO1. By default, only R3 require a 1 M resistor while R4 is open. Document Number: 002-08460 Rev. *A Page 15 of 30 MB39C022G/J/L/N 10.4 Power dissipation and heat considerations The DC/DC is so efficient that no consideration is required in most cases. The LDO, on the other hand, would be the dominant heat generator due to its inherent efficiency loss. Thus, if the IC is used at a high power supply voltage, heavy load, and low LDO output voltage, or high temperature, it requires further consideration. The internal loss (Pc) is roughly obtained from the following formula : PC = PC1 + PC2 = IO12 x (RDC + D x RONP + (1 - D) x RONN) + IO2 x Vdrop PC1 : DC/DC continuity loss PC2 : LDO continuity loss RDC : External inductor series resistance ( < 100 m recommended) D RONP : Switching ON-duty cycle ( = VOUT / VIN) : Internal P-ch SW FET ON resistance RONN : Internal N-ch SW FET ON resistance IO1 : DC/DC Load current IO2 : LDO Load current Vdrop : LDO Dropout voltage The loss expressed by the above formula is continuity loss. The internal loss includes the switching loss and the control circuit loss as well but they are so small compared to the continuity loss they can be ignored. For PC1, consider the scenario with high temperature and heavy load (VIN = 3.7 V, VO1 = 1.2 V, IO1 = 0.6 A, Ta = 70C). Here, RONP =: 0.4 and RONN =: 0.3 according to the graph "MOS FET ON resistance vs. Operating ambient temperature". PC1 = 156 mW. For PC2, consider the scenario with low output voltage (MB39C022N), high temperature and heavy load (VIN = 3.7 V, VO2 = 1.2 V, IO2 = 0.3 A, Ta = 70C). Here, PC2 = 0.75 W. Note that PC2 >> PC1. According to the graph "Power dissipation vs. Operating ambient temperature", the maximum permissible power dissipation at an operating ambient temperature Ta of 70C is 1.4 W. The internal loss is lower than the maximum permissible power dissipation. Document Number: 002-08460 Rev. *A Page 16 of 30 MB39C022G/J/L/N 10.5 Board layout, design example Some basic design guidelines should be used when physically placing the MB39C022 on a Printed Circuit Board (PCB). * Regarding to GND pattern of PCB layout of MB39C022, It needs to separate like AGND (analog ground) and PGND (power ground). By separating grounds, it is possible to minimize the switching frequency noise on the LDO output. * Arrange the input capacitor C1 and C4 as close as possible between VIN1 & PGND pins and VIN2 & AGND pins. Make a through hole near the pins of this capacitor if the board has planes for power and GND. * Large AC currents flow between this IC and the input capacitor (C1), output capacitor (C2), and external inductor (L1). Group these components as close as possible to this IC to reduce the overall loop area occupied by this group. Also try to mount these components on the same surface and arrange wiring without through hole wiring. Use thick, short, and straight routes to wire the net (The layout by planes is recommended.). * The C1 and C2 capacitor returns are connected closely together at the PGND plane. * The LDO input capacitor (C4) and LDO output capacitor (C5) are returned to the AGND plane. * The analog ground plane and power ground plane are connected at one point. * All other signals (EN1, EN2, FB) should be referenced to AGND and have the AGND plane underneath them. * The feedback wiring to the VO1 and the VO1 pin should be wired closest to the output capacitor (C2). The resistive divider and FB pin is extremely sensitive and should thus be kept wired away from the LX pin of this IC as far as possible. * Try to make a GND plane on the surface to which this IC will be mounted. For efficient heat dissipation when using the SON-10 package, Cypress recommends providing a thermal via in the footprint of the thermal pad. Layout Example of IC components VO1 PGND AGND Plane PGND Plane C2 VIN2 L1 PGND AGND C4 C1 C5 VIN1 VO2 Document Number: 002-08460 Rev. *A R5 R6 Page 17 of 30 MB39C022G/J/L/N 11. Example Of Standard Operation Characteristics (Shown below is an example of characteristics for connection according to " Test Circuit For Measuring Typical Operating Characteristics".) 11.1 DC/DC Conversion Efficiency Conversion Efficiency (%) CH1 Test Condition : EN1 = VIN; EN2 = 0 V VO1 = 1.2 V; C1 = 10 F; C2 = 4.7 F 100 90 80 70 60 50 40 30 20 10 0 0.001 VIN = 3.7 V VIN = 4.3 V VIN = 5.5 V 0.01 0.1 1 Load Current IO1 (A) 11.2 DC/DC Load Regulation Output Voltage VO1 (V) CH1 Test Condition : EN1 = VIN; EN2 = 0 V VO1 = 1.2 V; C1 = 10 F; C2 = 4.7 F 1.3 1.28 1.26 1.24 1.22 1.2 1.18 1.16 1.14 1.12 1.1 VIN = 3.7 V VIN = 4.3 V VIN = 5.5 V 0 Document Number: 002-08460 Rev. *A 0.2 0.4 Load Current IO1 (A) 0.6 Page 18 of 30 MB39C022G/J/L/N 11.3 DC/DC Line Regulation Output Voltage VO1 (V) CH1 Test Condition : EN1 = VIN; EN2 = 0 V VO1 = 1.2 V; C1 = 10 F; C2 = 4.7 F 1.3 1.28 1.26 1.24 1.22 1.2 1.18 1.16 1.14 1.12 1.1 IO1 = 0 mA IO1 = 300 mA IO1 = 600 mA 3.2 3.7 4.2 4.7 Input Voltage VIN (V) 5.2 11.4 DC/DC Switching Waveform CH1 Test Condition : EN1 = EN2 = VIN = 3.7 V; VO1 = 1.8 V; IO1 = 250 mA; C1 = 10 F; C2 = 4.7 F VO2 = 3.3 V; IO2 = 150 mA; C4 = C5 = 4.7 F VLx 5 V/div ILx 100 mA/div VO1 20 mV/div VO2 20 mV/div 500 ns/div Document Number: 002-08460 Rev. *A Page 19 of 30 MB39C022G/J/L/N 11.5 LDO Load Regulation MB39C022G CH2 Test Condition : EN2 = VIN; EN1 = 0 V VO2 = 3.3 V; C4 = C5 = 4.7 F Output Voltage VO2 (V) 3.4 3.38 VIN = 3.7 V 3.36 VIN = 4.3 V VIN = 5.5 V 3.34 3.32 3.3 3.28 3.26 3.24 3.22 3.2 0 0.05 0.1 0.15 0.2 Load Current IO2 (A) 0.25 0.3 11.6 LDO Line Regulation MB39C022G CH2 Test Condition : EN2 = VIN; EN1 = 0 V VO2 = 3.3 V; C4 = C5 = 4.7 F 3.4 Output Voltage VO2 (V) 3.38 IO2 = 0 mA 3.36 IO2 = 120 mA 3.34 IO2 = 300 mA 3.32 3.3 3.28 3.26 3.24 3.22 3.2 3.6 4.1 4.6 5.1 Input Voltage VIN (V) Document Number: 002-08460 Rev. *A Page 20 of 30 MB39C022G/J/L/N 11.7 LDO Power Supply Rejection Ratio MB39C022G CH2 Test Condition : EN2 = VIN = 3.7 V; EN1 = 0 V VO2 = 3.3 V; IO2 = 100 mA; C1 = C4 = 0 F PSRR (dB) 0 -10 VIN = 3.7 V -20 VIN = 4.3 V -30 -40 -50 -60 -70 -80 -90 100 10 1000 10000 Frequency (Hz) 100000 1000000 11.8 DC/DC Load Transient Waveforms Test Condition : VIN = EN1 = EN2 = 3.7 V; VO1 = 1.2 V; C1 = 10 F; C2 = 4.7 F; VO2 = 3.3 V; C4 = C5 = 4.7 F T IO1 = 10 mA to 400 mA IO1 500 mA/div VO1 100 mV/div VO2 IO2 = 150 mA 20 mV/div 100 s/div CH1 Load Transient Waveforms Document Number: 002-08460 Rev. *A Page 21 of 30 MB39C022G/J/L/N N-ch MOS FET ON Resistance RON () MOS FET ON Resistance RON () MOS FET ON Resistance vs. Input Voltage 0.6 0.5 P-ch 0.4 0.3 0.2 N-ch 0.1 0.0 2.0 3.0 4.0 5.0 6.0 Input voltage VIN (V) P-ch MOS FET ON Resistance RON () 11.9 DC/DC Power MOS FET ON Resistance P-ch MOS FET ON Resistance vs. Operating Ambient Temperature 0.6 0.5 0.4 VIN = 3.7 V 0.3 0.2 0.1 0.0 -50 VIN = 5.5 V 0 50 100 Operating Ambient Temperature Ta (C) N-ch MOS FET ON Resistance vs. Operating Ambient Temperature 0.6 0.5 VIN = 3.7 V 0.4 0.3 0.2 0.1 0.0 -50 VIN = 5.5 V 0 50 100 Operating Ambient Temperature Ta (C) Document Number: 002-08460 Rev. *A Page 22 of 30 MB39C022G/J/L/N Permissible Power Dissipation vs. Operating Ambient Temperature 3000 2630 Power Dissipation PD (mW) 2500 2000 1500 1000 500 0 -40 -20 0 20 40 60 80 100 Operating Ambient Temperature Ta (C) Document Number: 002-08460 Rev. *A Page 23 of 30 MB39C022G/J/L/N 12. Application Circuits Examples Example 1 (VIN1 = VIN2) VIN1 and VIN2 are connected together and POR is pulled up to VIN (MB39C022) EN2 EN2 GND1 C2 VIN2 C4 VO2 IO2 300 mA L1 VOUT2 VIN1 C5 VIN C1 POR POR VO1 IO1 600 mA LX EN1 EN1 R3 R6 GND2 C3 FB R5 Example 2 (VIN2 = VO1) * VIN2 is connected to VO1 and POR is pulled up to VIN * It is possible to maximize LDO efficiency by connecting DC/DC Output to LDO supply. * Maximum DC/DC output current ( = IO1) is limited by VIN2 input current ( =: IO2) (MB39C022) EN2 EN2 GND1 C2 VIN2 C4 VO2 IO2 300 mA L1 VOUT2 VIN1 C5 VIN C1 POR POR VO1 IO1 600 mA - IO2 LX EN1 R3 EN1 R6 GND2 C3 FB R5 Document Number: 002-08460 Rev. *A Page 24 of 30 MB39C022G/J/L/N Example 3 (POR and RC delay channel control) * EN1 is controlled by RC delay and EN2 is controlled by POR output. * It is possible to control each channel without signal from MCU R3 (MB39C022) EN2 GND1 C2 VIN2 VO2 IO2 300 mA VO1 IO1 600 mA LX C4 L1 VOUT2 VIN1 C5 VIN C1 100 k POR POR EN1 1 F R5 GND2 C3 FB R6 Timing chart VIN VUVLO Vth(POR) VO1 (1.2 V) VO2 (1.8 V) tc ta tb td Start up control ta : RC delay time (28 ms at VIN = 3.7 V, R = 100 k, C = 1 F) tb : POR hold time (66 ms fixed) Power down control tc, td : depend on internal discharge path and output loading Document Number: 002-08460 Rev. *A Page 25 of 30 MB39C022G/J/L/N 13. Usage Precautions 1. Never use setting exceeding maximum rated conditions. Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. 2. Use the devices within recommended conditions It is recommended that devices be operated within recommended conditions. Exceeding the recommended operating condition may adversely affect devices reliability. Nominal electrical characteristics are warranted within the range of recommended operating conditions otherwise specified on each parameter in the section of electrical characteristics. 3. Design the ground line on printed circuit boards with consideration of common impedance. 4. Take appropriate measures against static electricity. The LX pin has less built-in ESD protection than other pins. LX pin : 150 V (MM), 1500 V (HBM), Other pins : 200 V (MM), 2000 V (HBM) Containers for semiconductor materials should have anti-static protection or be made of conductive material. After mounting, printed circuit boards should be stored and shipped in conductive bags or containers. Work platforms, tools, and instruments should be properly grounded. Working personnel should be grounded with resistance of 250 k to 1 M between body and ground. 5. Do not apply negative voltages The use of negative voltages below 0.3 V may activate parasitic transistors on the device, which can cause abnormal operation. Document Number: 002-08460 Rev. *A Page 26 of 30 MB39C022G/J/L/N 14. Ordering Information Part number Package Remarks MB39C022GPN MB39C022JPN MB39C022LPN 10-pin plastic SON (LCC-10P-M04) MB39C022NPN 15. RoHS Compliance Information Of Lead(Pb) Free Version The LSI products of Cypress with "E1" are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, chromium, polybrominated biphenyls (PBB), and polybrominated diphenylethers (PBDE). A product whose part number has trailing characters "E1" is RoHS compliant. Document Number: 002-08460 Rev. *A Page 27 of 30 MB39C022G/J/L/N 16. Package Dimension 10-pin plastic SON Lead pitch 0.50 mm Package width x package length 3.00 mm x 3.00 mm Sealing method Plastic mold Mounting height 0.75 mm MAX Weight 0.018 g (LCC-10P-M04) 10-pin plastic SON (LCC-10P-M04) 3.000.10 (.118.004) 2.400.10 (.094.004) 10 6 INDEX AREA 3.000.10 (.118.004) 1.700.10 (.067.004) 0.400.10 (.016.004) 1 5 1PIN CORNER (C0.30(C.012)) 0.50(.020) TYP 0.250.03 (.010.001) 0.05(.002) 0.00 (.000 C +0.05 -0.00 +.002 -.000 0.75(.030) MAX 0.15(.006) ) 2008 FUJITSU MICROELECTRONICS LIMITED C10004S-c-1-2 Document Number: 002-08460 Rev. *A Dimensions in mm (inches). Note: The values in parentheses are reference values. Page 28 of 30 MB39C022G/J/L/N Document History Page Document Title: MB39C022G/J/L/N Buck DC/DC Converter + Low Noise LDO Document Number: 002-08460 Revision ECN Orig. of Change Submission Date Description of Change ** - TAOA 04/13/2009 Initial release *A 5150068 TAOA 02/24/2016 Migrated Spansion Datasheet from DS04-27271-2E to Cypress format Document Number: 002-08460 Rev. *A Page 29 of 30 MB39C022G/J/L/N Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. PSoC(R) Solutions Products ARM(R) Cortex(R) Microcontrollers Automotive cypress.com/arm cypress.com/automotive Clocks & Buffers Interface Lighting & Power Control Memory cypress.com/clocks cypress.com/interface cypress.com/powerpsoc cypress.com/memory PSoC cypress.com/psoc Touch Sensing PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP Cypress Developer Community Community | Forums | Blogs | Video | Training Technical Support cypress.com/support cypress.com/touch USB Controllers Wireless/RF cypress.com/psoc cypress.com/usb cypress.com/wireless (c) Cypress Semiconductor Corporation 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Document Number: 002-08460 Rev. *A Revised February 24, 2016 Page 30 of 30