PF922-03 E0C63158 4-bit Single Chip Microcomputer ge oltan V o Lowerati ts p c u O od Pr 4-bit E0C63000 Core CPU A/D Converter Low Voltage Operation (0.9V min.) High Speed Instruction Cycle (2-6CPI) DESCRIPTION The E0C63158 is a microcomputer composed of a CMOS 4-bit core CPU (E0C63000), ROM, RAM, A/D converter and timers. Since the E0C63158 features low voltage and high speed operation and low current consumption, it is suitable for systems that need to be driven with a battery. FEATURES CMOS LSI 4-bit parallel processing Clock ............................................................... 32.768kHz (X'tal or CR oscillation) 2MHz (CR or Ceramic oscillation) Instruction set .................................................. Basic instruction : 46 types (411 instructions with all) Addressing mode : 8 types ROM capacity ................................................. 8,192 words x 13 bits RAM capacity .................................................. 512 words x 4 bits Input port ......................................................... 9 bits Output port ...................................................... 12 bits I/O port ............................................................ 20 bits Clock timer ...................................................... 1 ch. Programmable timer ....................................... 8 bits x 2 ch. or 16 bits x 1 ch. Watchdog timer ............................................... Built-in Serial interface ................................................ Synchronous 8 bits A/D converter .................................................. 4 bits (0.9V to 2.7V) 8 bits (2.7V to 3.6V) Supply voltage detection (SVD) circuit ........... From 1.05 to 2.60V Operation voltage ........................................... 0.9 to 3.6V Current consumption ...................................... 2A (32.768kHz X'tal, 1.5V, HALT) 4A (32.768kHz X'tal, 1.5V, RUN) 900A (4MHz Ceramic, 3.0V, RUN) Package .......................................................... QFP13-64pin, QFP12-48pin, Die form SEIKO EPSON CORPORATION 1 E0C63158 BLOCK DIAGRAM ROM System Reset Control 8,192 words x 13 bits RESET Core CPU E0C63000 OSC1 OSC2 OSC3 OSC4 OSC Interrupt Generator RAM Clock Timer 512 words x 4 bits Programmable Timer/Counter VDD VC2 CA~CB VD1 VSS Power Controller K00~K03 K10~K13 K20 TEST Input Port Buzzer Output BZ R00~R03 R10~R13 R20~R23 AVDD AVSS AVREF A/D Output Port I/O Port SVD Serial Interface P00~P03 P10~P13 P20~P23 P30~P33 P40~P43 PIN CONFIGURATION 36 QFP12-48pin 25 37 24 E0C63158 INDEX 48 13 1 2 12 No. 1 2 3 4 5 6 7 8 9 10 11 12 Pin name VSS OSC1 OSC2 VD1 OSC3 OSC4 VDD RESET TEST AVREF CB CA No. 13 14 15 16 17 18 19 20 21 22 23 24 Pin name VC2 P43 P42 P41 P40 P23 P22 P21 P20 P13 P12 P11 No. 25 26 27 28 29 30 31 32 33 34 35 36 Pin name No. Pin name P10 37 R01 P03 38 R00 P02 39 BZ P01 40 K00 P00 41 K01 R13 42 K02 R12 43 K03 R11 44 K10 R10 45 K11 R03 46 K12 R02 47 K13 N.C. 48 K20 N.C. : No Connection E0C63158 QFP13-64pin 48 33 32 49 E0C63158 INDEX 17 64 1 16 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin name VSS OSC1 OSC2 VD1 OSC3 OSC4 VDD RESET TEST AVDD AVSS AVREF CB CA VC2 N.C. No. 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Pin name P43 P42 P41 P40 P33 P32 P31 P30 P23 P22 P21 P20 P13 P12 P11 P10 No. 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 Pin name No. Pin name P03 49 N.C. P02 50 N.C. P01 51 N.C. P00 52 R01 R23 53 R00 R22 54 BZ R21 55 K00 R20 56 K01 R13 57 K02 R12 58 K03 R11 59 K10 R10 60 K11 R03 61 K12 R02 62 K13 N.C. 63 K20 N.C. 64 N.C. N.C. : No Connection PIN DESCRIPTION Pin name VDD VSS VD1 VC2 CA, CB OSC1 OSC2 OSC3 OSC4 K00-K03 K10-K13 K20 Pin No. QFP12-48 QFP13-64 7 7 1 1 4 4 13 15 12, 11 14, 13 2 2 3 3 5 5 6 6 40-43 55-58 44-47 59-62 48 29-26 25-22 63 36-33 32-29 21-18 - 17-14 28-25 24-21 20-17 38 37 35 53 52 46 34 33-30 45 44-41 - 40-37 - - 10 11 AVREF BZ RESET 10 39 8 12 54 8 TEST 9 9 P00-P03 P10-P13 P20-P23 P30-P33 1 P40-P43 R00 R01 R02 R03 R10-R13 R20-R23 1 2 AVDD 2 AVSS In/Out Function - - - - - I O I O I I I Power (+) supply pin Power (-) supply pin Oscillation/internal logic system regulated voltage output pin Booster power supply pin Boosting capacitor connecting pin Crystal or CR oscillation input pin (selected by mask option) Crystal or CR oscillation output pin (selected by mask option) CR or ceramic oscillation input pin (selected by mask option) CR or ceramic oscillation output pin (selected by mask option) Input port Input port Input port (key-position detect interrupt port) I/O I/O I/O I/O port I/O port (switching to serial I/F input/output is possible by software) I/O port I/O I/O O I/O port I/O port (can be used as A/D converter inputs) Output port O O O Output port Output port (switching to TOUT output is possible by software) Output port (switching to FOUT output is possible by software) O O Output port Output port - Power (+) supply pin for A/D converter - - Power (-) supply pin for A/D converter Reference voltage for A/D converter O I I Buzzer output pin Initial reset input pin Testing input pin 1: P30-P33 and R20-R23 are not available in the QFP12-48pin package. 2: In the QFP12-48pin package, AVDD and AVSS are connected with VDD and VSS inside of the IC, respectively. 3 E0C63158 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings (VSS=0V) Unit Rating Value Symbol V Supply voltage -0.5 to 4.6 VDD V VI Input voltage (1) -0.5 to VDD + 0.3 VIOSC V -0.5 to VD1 + 0.3 Input voltage (2) Permissible total output current 1 IVDD 10 mA Operating temperature Topr -20 to 70 C Storage temperature Tstg -65 to 150 C Soldering temperature / time Tsol 260C, 10sec (lead section) - Permissible dissipation 2 PD 250 mW 1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in). 2: In case of plastic package (QFP12-48pin, QFP13-64pin). Recommended Operating Conditions Condition Supply voltage Oscillation frequency Symbol VSS=0V VDD Remark Booster mode (OSC3 OFF) Normal mode (OSC3 OFF) Normal mode (OSC3 ON) AVDD AVSS=0V AVREF AVREFAVDD fOSC1 Crystal oscillation CR oscillation fOSC3 CR oscillation Ceramic oscillation Min. 0.9 1.35 2.2 0.9 0.9 - 40 (Ta=-20 to 70C) Typ. Max. Unit 1.1 1.35 V 3.0 3.6 V 3.0 3.6 V 3.0 3.6 V 3.0 3.6 V 32.768 - kHz 60 80 kHz 1800 kHz 4100 kHz DC Characteristics (Unless otherwise specified: VDD=1.5V, VSS=0V, fOSC1=32.768kHz, Ta=25C, VD1/VC2 are internal voltage, C1-C3=0.2F) Min. Typ. Condition Characteristic Max. Unit Symbol 0.8*VDD K00-03, K10-13, K20, P00-03 High level input voltage (1) VDD V VIH1 P10-13, P20-23, P30-33, P40-43 VIH2 0.9*VDD VDD RESET, TEST High level input voltage (2) V VIL1 K00-03, K10-13, K20, P00-03 0 0.2*VDD V Low level input voltage (1) P10-13, P20-23, P30-33, P40-43 VIL2 0.1*VDD V RESET, TEST 0 Low level input voltage (2) IIH K00-03, K10-13, K20, P00-03 0.5 VIH=1.5V 0 High level input current A P10-13, P20-23, P30-33, P40-43 RESET, TEST IIL1 K00-03, K10-13, K20, P00-03 VIL1=VSS 0 -0.5 Low level input current (1) A No Pull-up P10-13, P20-23, P30-33, P40-43 RESET, TEST IIL2 K00-03, K10-13, K20, P00-03 VIL2=VSS -5 -2.5 -7.5 Low level input current (2) A With Pull-up P10-13, P20-23, P30-33, P40-43 RESET, TEST IOH1 VOH1=0.9*VDD R00-03, R10-13, R20-23, P00-03 -0.3 High level output current (1) mA P10-13, P20-23, P30-33, P40-43 IOH2 VOH2=0.9*VDD BZ -0.3 High level output current (2) mA IOL1 VOL1=0.1*VDD R00-03, R10-13, R20-23, P00-03 0.5 Low level output current (1) mA P10-13, P20-23, P30-33, P40-43 IOL2 VOL2=0.1*VDD BZ 0.5 Low level output current (2) mA 4 E0C63158 (Unless otherwise specified: VDD=3.0V, VSS=0V, fOSC1=32.768kHz, Ta=25C, VD1/VC2 are internal voltage, C1-C3=0.2F) Min. Typ. Condition Characteristic Max. Unit Symbol 0.8*VDD K00-03, K10-13, K20, P00-03 High level input voltage (1) VDD V VIH1 P10-13, P20-23, P30-33, P40-43 VIH2 0.9*VDD VDD RESET, TEST High level input voltage (2) V VIL1 K00-03, K10-13, K20, P00-03 0 0.2*VDD V Low level input voltage (1) P10-13, P20-23, P30-33, P40-43 VIL2 0.1*VDD V RESET, TEST 0 Low level input voltage (2) IIH K00-03, K10-13, K20, P00-03 0.5 VIH=3.0V 0 High level input current A P10-13, P20-23, P30-33, P40-43 RESET, TEST IIL1 K00-03, K10-13, K20, P00-03 VIL1=VSS 0 -0.5 Low level input current (1) A No Pull-up P10-13, P20-23, P30-33, P40-43 RESET, TEST IIL2 K00-03, K10-13, K20, P00-03 VIL2=VSS -10 -5 -15 Low level input current (2) A With Pull-up P10-13, P20-23, P30-33, P40-43 RESET, TEST IOH1 VOH1=0.9*VDD R00-03, R10-13, R20-23, P00-03 -1.5 High level output current (1) mA P10-13, P20-23, P30-33, P40-43 IOH2 VOH2=0.9*VDD BZ -1.5 High level output current (2) mA IOL1 VOL1=0.1*VDD R00-03, R10-13, R20-23, P00-03 3 Low level output current (1) mA P10-13, P20-23, P30-33, P40-43 IOL2 VOL2=0.1*VDD BZ 3 Low level output current (2) mA Analog Circuit Characteristics and Current Consumption (Unless otherwise specified: VDD=3.0V, VSS=0V, fOSC1=32.768kHz, CG=25pF, Ta=25C, VD1/VC2 are internal voltage, C1-C3=0.2F) Characteristic Symbol Condition Min. Typ. Max. Unit SVD voltage VSVD SVDS0-3="0" 0.95 1.05 1.15 V SVDS0-3="1" 1.02 1.10 1.18 SVDS0-3="2" 1.07 1.15 1.23 SVDS0-3="3" 1.12 1.20 1.28 SVDS0-3="4" 1.16 1.25 1.34 SVDS0-3="5" 1.21 1.30 1.39 SVDS0-3="6" 1.30 1.40 1.50 SVDS0-3="7" 1.49 1.60 1.71 SVDS0-3="8" 1.81 1.95 2.09 SVDS0-3="9" 1.86 2.00 2.14 SVDS0-3="10" 1.91 2.05 2.19 SVDS0-3="11" 1.95 2.10 2.25 SVDS0-3="12" 2.05 2.20 2.35 SVDS0-3="13" 2.14 2.30 2.46 SVDS0-3="14" 2.33 2.50 2.68 SVDS0-3="15" 2.42 2.60 2.78 SVD circuit response time tSVD 100 S During HALT 32.768kHz IOP Current consumption 2 3 A Normal mode 1 During HALT 32.768kHz 2.5 5 A Booster mode (VDD=1.2V) 1 During execution 32.768kHz (Crystal oscillation) 4 6 A Normal mode 1 60kHz (CR oscillation) 15 30 A 1.8MHz (CR oscillation) 500 800 A 4MHz (Ceramic oscillation) 900 1200 A During execution 32.768kHz (Crystal oscillation) 8 12 A Booster mode (VDD=1.2V) 1 1: The SVD circuit and the A/D converter are OFF. AVREF is open. 5 E0C63158 A/D Converter Characteristics Characteristic Resolution Error Symbol Convertion time tconv Input voltage Reference voltage AVREF resistance AVREF (Unless otherwise specified: AVDD=VDD=0.9 to 3.6V, AVSS=VSS=0V, Ta=-25 to 75C) Min. Typ. Max. Unit Condition 8 8 8 bit -3 3 LSB 2.2VVDD2.7V Fconv=OSC3/21MHz or OSC1 -3 3 LSB 1.6VVDD2.2V Fconv=OSC1 -3 3 LSB 0.9VVDD1.6V Fconv=OSC1, VADSEL=1 21 S Fconv=OSC3/2=1MHz 641 S Fconv=OSC1=32kHz AVSS AVREF V V 0.9 AVDD 20 k 15 Oscillation Characteristics The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values. OSC1 Crystal Oscillation Circuit (Unless otherwise specified: VDD=3.0V, VSS=0V, fOSC1=32.768kHz, CG=25pF, CD=built-in, Ta=25C) Symbol Condition Min. Typ. Max. Unit Vsta tsta3sec (VDD) 1.1 V Normal mode Vstp tstp10sec 1.1 V (VDD) Booster mode 0.9 V Including the parasitic capacitance inside the IC (in chip) Built-in capacitance (drain) CD 14 pF f/V VDD=0.9 to 3.6V with VDC switching Frequency/voltage deviation 10 ppm without VDC switching 5 ppm f/IC Frequency/IC deviation -10 10 ppm f/CG CG=5 to 25pF Frequency adjustment range 25 30 ppm CG=5pF (VDD) Harmonic oscillation start voltage Vhho 3.6 V Rleak Between OSC1 and VDD, VSS Permitted leak resistance 200 M Characteristic Oscillation start voltage Oscillation stop voltage OSC1 CR Oscillation Circuit (Unless otherwise specified: VDD=3.0V, VSS=0V, RCR1=1.5M, Ta=25C, VDC=1) Characteristic Symbol Condition Min. Typ. Max. Unit Oscillation frequency dispersion fOSC1 -30 30 % 60kHz Oscillation start voltage Vsta Normal mode (VDD) 2.2 V Oscillation start time tsta VDD=2.2 to 3.6V 3 mS Oscillation stop voltage Vstp Normal mode (VDD) 2.2 V (Unless otherwise specified: VDD=3.0V, VSS=0V, RCR1=1M, Ta=25C, VDC=0) Characteristic Symbol Condition Min. Typ. Max. Unit Oscillation frequency dispersion fOSC1 -30 30 % 80kHz Oscillation start voltage Vsta Normal mode (VDD) 1.3 V Oscillation start time tsta VDD=1.3 to 3.6V 3 mS Oscillation stop voltage Vstp Normal mode (VDD) 1.3 V OSC3 Ceramic Oscillation Circuit Characteristic Oscillation start voltage Oscillation start time Oscillation stop voltage (Unless otherwise specified: VDD=3.0V, VSS=0V, Ceramic oscillator: 4MHz, CGC=CDC=100pF, Ta=25C) Symbol Condition Min. Typ. Max. Unit Vsta Normal mode (VDD) 2.2 V tsta VDD=2.2 to 3.6V 5 mS Vstp Normal mode (VDD) 2.2 V OSC3 CR Oscillation Circuit Characteristic Symbol Oscillation frequency dispersion fOSC3 Oscillation start voltage Vsta Normal mode (VDD) Oscillation start time tsta VDD=2.2 to 3.6V Oscillation stop voltage Vstp Normal mode (VDD) 6 (Unless otherwise specified: VDD=3.0V, VSS=0V, RCR2=40.2k, Ta=25C) Condition Min. Typ. Max. Unit -30 1.8MHz 30 % 2.2 V 3 mS 2.2 V E0C63158 * OSC1 CR oscillation frequency-resistance characteristic (VDC = 1) CR oscillation frequency fOSC1 [kHz] 10000 VDD = 2.2 to 3.6V VD1 = 2.1V (VDC = 1) VSS = 0V Ta = 25C Typ. value 1000 100 10 10 100 1000 10000 Resistance for CR oscillation RCR1 [k] * OSC1 CR oscillation frequency-resistance characteristic (VDC = 0) CR oscillation frequency fOSC1 [kHz] 10000 VDD = 1.3 to 3.6V VD1 = 1.3V (VDC = 0) VSS = 0V Ta = 25C Typ. value 1000 100 10 10 100 1000 10000 Resistance for CR oscillation RCR1 [k] * OSC3 CR oscillation frequency-resistance characteristic CR oscillation frequency fOSC3 [kHz] 10000 VDD = 2.2 to 3.6V VSS = 0V Ta = 25C Typ. value 1000 100 10 10 100 1000 10000 Resistance for CR oscillation RCR2 [k] 7 E0C63158 Serial Interface AC Characteristics Clock Synchronous Master Mode * During 32 kHz operation Characteristic Transmitting data output delay time Receiving data input set-up time Receiving data input hold time (Condition: VDD=3.0V, VSS=0V, Ta=25C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD) Symbol Min. Typ. Max. Unit tsmd 5 S tsms 10 S tsmh 5 S * During 1 MHz operation Characteristic Transmitting data output delay time Receiving data input set-up time Receiving data input hold time (Condition: VDD=3.0V, VSS=0V, Ta=25C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD) Symbol Min. Typ. Max. Unit tsmd 200 nS tsms 400 nS tsmh 200 nS Clock Synchronous Slave Mode * During 32 kHz operation Characteristic Transmitting data output delay time Receiving data input set-up time Receiving data input hold time (Condition: VDD=3.0V, VSS=0V, Ta=25C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD) Symbol Min. Typ. Max. Unit tssd 10 S tsss 10 S tssh 5 S * During 1 MHz operation Characteristic Transmitting data output delay time Receiving data input set-up time Receiving data input hold time (Condition: VDD=3.0V, VSS=0V, Ta=25C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD) Symbol Min. Typ. Max. Unit tssd 500 nS tsss 400 nS tssh 200 nS <Master mode> SCLK OUT SOUT VOH VOL tsmd VOH VOL tsms tsmh VIH1 VIL1 SIN <Slave mode> SCLK IN SOUT VIH1 VIL1 tssd VOH VOL tsss SIN 8 VIH1 VIL1 tssh E0C63158 Timing Chart Reset Supply voltage 3 sec 6 msec min. (fOSC1 = 32.768 kHz) OSC1 oscillation clock Oscillation unstabilized state RESET terminal (active-Low) Internal reset signal (active-High) System clock switching 1 instruction execution time or longer VDC 2.5 msec min. OSCC 5 msec min. CLKCHG (Note) When the OSC1 oscillation circuit has been selected as the CR oscillation circuit, it is not necessary to set the VDC register. Whether the VDC register value is "1" or "0" does not matter. Supply voltage VC2 mode control during heavy load driving 1 instruction execution time or longer DBON 100 msec min. 100 msec min. VDSEL VADSEL (Note) 1 msec min. ON OFF (Note) VADSEL is used only when it is required. 2 sec min. Heavy load 9 E0C63158 BASIC EXTERNAL CONNECTION DIAGRAM C1 + CP C2 VD1 R CR1 CGX OSC1 X'tal OSC2 1 OSC3 CGC CR CDC OSC4 R00 R01 R02 (TOUT) R03 (FOUT) R10-R13 R20-R23 3 RESET 2 0.9 V | 3.6 V 2 CRES VSS AVSS Piezo 1: Crystal oscillation 2: CR oscillation 3: Ceramic oscillation C3 BZ Output P00-P03 P10 (SIN) P11 (SOUT) P12 (SCLK) P13 (SRDY) P20-P23 E0C63158 P30-P33 P40 (AD0) [The potential of the substrate P41 (AD1) (back of the chip) is VSS.] P42 (AD2) P43 (AD3) CA CB AVDD AVREF TEST VDD RCR2 I/O K00-K03 K10-K13 K20 VC2 Input Coil X'tal CGX RCR1 CR CGC CDC RCR2 C1-C3 CP CRES Crystal oscillator Trimmer capacitor Resistor for OSC1 CR oscillation Ceramic oscillator Gate capacitor Drain capacitor Resistor for OSC3 CR oscillation Capacitor Capacitor RESET terminal capacitor 32.768 kHz, CI (Max.) = 34 k 5-25 pF 1.5 M (60 kHz) 4 MHz (3.0 V) 100 pF 100 pF 40.2 k (1.8 MHz) 0.2 F 3.3 F 0.1 F Note: The above table is simply an example, and is not guaranteed to work. NOTICE: No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency. (c) Seiko Epson Corporation 1999 All right reserved. SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION IC Marketing & Engineering Group ED International Marketing Department I (Europe & U.S.A.) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone : 042-587-5812 FAX : 042-587-5564 ED International Marketing Department II (Asia) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone : 042-587-5814 FAX : 042-587-5110