Features * Advanced, High-speed Programmable Logic Device - Superset of 22V10 - Improved Performance - 7.5 ns tPD, 95 MHz External Operation - Enhanced Logic Flexibility - Backward Compatible with ATV750(L) Software and Hardware * New Flip-flop Features - D- or T-type - Product Term or Direct Input Pin Clocking * High-speed Erasable Programmable Logic Devices - 7.5 ns Maximum Pin-to-pin Delay Device High-speed UV Erasable Programmable Logic Device ICC, Standby ATV750B 125 mA ATV750BL 15 mA * Highest Density Programmable Logic Available in a 24-pin Package * Increased Logic Flexibility - 42 Array Inputs, 20 Sum Terms and 20 Flip-flops * Enhanced Output Logic Flexibility ATV750B ATV750BL - All 20 Flip-flops Feed Back Internally - 10 Flip-flops are Also Available as Outputs * Full Military, Commercial and Industrial Temperature Ranges Logic Diagram Commercial and industrial versions are obsolete. Please use ATF750C. Description The ATV750B(L) is twice as powerful as most other 24-pin programmable logic devices. Increased product terms, sum terms, flip-flops and output logic configurations translate into more usable gates. High-speed logic and uniform, predictable delays guarantee fast in-system performance. (continued) Clock IN Logic Inputs I/O Bi-directional Buffers * No Internal Connection VCC +5V Supply 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O IN IN IN IN * IN IN IN 4 3 2 1 28 27 26 CLK CLK/IN IN IN IN IN IN IN IN IN IN IN GND 5 6 7 8 9 10 11 25 24 23 22 21 20 19 12 13 14 15 16 17 18 Function IN IN GND * IN I/O I/O Pin Name PLCC/LCC IN IN CLK/IN * VCC I/O I/O DIP/SOIC Pin Configurations Military versions continue to be available, but please do not use for new designs. For new military applications, recommend multiple ATF22V10s. I/O I/O I/O * I/O I/O I/O Rev. 0301H-03/00 1 Each of the ATV750B(L) 22 logic pins can be used as an input. Ten of these can be used as inputs, outputs or bidirectional I/O pins. Each flip-flop is individually configurable as either D- or T-type. Each flip-flop output is fed back into the array independently. This allows burying of all the sum terms and flip-flops. There are 171 total product terms available. A variable format is used to assign between four to eight product terms per sum term. There are two sum terms per output, providing added flexibility. Much more logic can be replaced by this device than by any other 24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily implemented with logic to spare. Product terms provide individual clocks and asynchronous resets for each flip-flop. Each flip-flop may also be individually configured to have direct input pin controlled clocking. Each output has its own enable product term. One product term provides a common synchronous preset for all flipflops. Register preload functions are provided to simplify testing. All registers automatically reset upon power-up. The ATV750BL is a low-power device with speeds as fast as 15 ns. The ATV750BL provides the optimum low-power PLD solution, with full CMOS output levels. This device significantly reduces total system power, thereby allowing battery-powered operation. Absolute Maximum Ratings* Temperature Under Bias................................ -55C to +125C *NOTICE: Storage Temperature ..................................... -65C to +150C Voltage on Any Pin with Respect to Ground .........................................-2.0V to +7.0V(1) Voltage on Input Pins with Respect to Ground During Programming.....................................-2.0V to +14.0V(1) Programming Voltage with Respect to Ground .......................................-2.0V to +14.0V(1) Integrated UV Erase Dose..............................7258 W*sec/cm2 Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns.Maximum output pin voltage is VCC + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns. Logic Options Combinatorial Output Combined Terms 2 Registered Output Separate Terms ATV750B(L) Combined Terms Separate Terms ATV750B(L) Clock Mux CKMUX CKi CLOCK PRODUCT TERM CLK PIN TO LOGIC CELL SELECT Output Options DC and AC Operating Conditions(1) Operating Temperature VCC Power Supply Note: Commercial -7, -10, -15 Commercial -25 Industrial Military 0C - 70C (Ambient) 0C - 70C (Ambient) -40C - 85C (Ambient) -55C - 125C (Case) 5V 5% 5V 10% 5V 10% 5V 10% 1. See ordering information for valid speed and temperature combination. 3 DC Characteristics Symbol Parameter Condition ILI Input Load Current ILO Output Leakage Current Min Typ Max Units VIN = -0.1V to VCC + 1V 10 A VOUT = -0.1V to VCC + 0.1V 10 A Com. 125 180 mA Ind., Mil. 125 190 mA Com. 125 180 mA Ind., Mil. 125 190 mA Com. 15 30 mA Ind., Mil. 15 30 mA -120 mA -0.6 0.8 V 2.0 VCC + 0.75 V B-7, -10 ICC Power Supply Current, Standby VCC = MAX, VIN = MAX, Outputs Open B-15, -25 BL-15 IOS(1) Output Short Circuit Current VOUT = 0.5V VIL Input Low Voltage 4.5 VCC 5.5V VIH Input High Voltage VOL Output Low Voltage VOH Note: VIN = VIH or VIL, VCC = MIN Output High Voltage VIN = VIH or VIL, VCC = MIN Com., Ind. 0.5 V IOL = 12 mA Mil. 0.5 V IOL = 24 mA Com. 0.8 V IOH = -100 A VCC - 0.3 IOH = -4.0 mA 2.4 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. Input Test Waveforms and Measurement Levels tR, tF < 3 ns (10% to 90%) 4 IOL = 16 mA ATV750B(L) Output Test Load V V ATV750B(L) AC Waveforms, Product Term Clock(1) Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified. AC Characteristics, Product Term Clock(1) -7 Max Min B/BL-15 Max Min Max B/BL-25 Symbol Parameter tPD Input or Feedback to Non-Registered Output 7.5 10 tEA Input to Output Enable 7.5 tER Input to Output Disable 7.5 tCO Clock to Output 3 7.5 4 10 5 12 tCF Clock to Feedback 1 5 4 7.5 5 9 tS Input Setup Time 3 4 8/12 14 ns tSF Feedback Setup Time 3 4 7 7 ns tH Hold Time 1 2 5/7 5/7 ns tP Clock Period 7 11 14 17 ns tW Clock Width 3.5 5.5 7 8.5 ns fMAX Min -10 Min Max Units 15 25 ns 10 15 25 ns 10 15 25 ns 6 20 ns 5 10 ns External Feedback 1/(tS+tCO) 95 71 50/41 29 MHz Internal Feedback 1/(tSF+tCF) 125 86 62 58 MHz No Feedback 1/(tP) 142 90 71 58 MHz tAW Asynchronous Reset Width 5 10 15 20 ns tAR Asynchronous Reset Recovery Time 3 10 15 20 ns tAP Asynchronous Reset to Registered Output Reset tSP Note: Setup Time, Synchronous Preset 4 1. See ordering information for valid part numbers. 8 12 7 15 8 25 15 ns ns 5 AC Waveforms, Input Pin Clock(1) Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified. AC Characteristics, Input Pin Clock -7 Max Min Max Min B/BL -25 Symbol Parameter tPD Input or Feedback to Non-Registered Output 7.5 10 tEA Input to Output Enable 7.5 tER Input to Output Disable 7.5 tCOS Clock to Output 0 6.5 0 7 0 10 tCFS Clock to Feedback 0 3.5 0 5 0 5.5 tSS Input Setup Time 4 5 8/12.5 9/15 ns tSFS Feedback Setup Time 4 5 7 9 ns tHS Hold Time 0 0 0 0 ns tPS Clock Period 7 10 12 16 ns tWS Clock Width 3.5 5 6 8 ns fMAXS Min B/BL -15 -10 Max Min Max Units 15 25 ns 10 15 25 ns 10 15 25 ns 0 12 ns 0 7 ns External Feedback 1/(tSS+tCOS) 95 83 55/44 48/37 MHz Internal Feedback 1/(tSFS+tCFS) 133 100 80 62 MHz No Feedback 1/(tPS) 142 100 83 62 MHz tAW Asynchronous Reset Width 5 10 15 20 ns tARS Asynchronous Reset Recovery Time 5 10 15 25 ns tAP Asynchronous Reset to Registered Output Reset tSPS Setup Time, Synchronous Preset 6 ATV750B(L) 8 5 10 5/9 15 11 25 15 ns ns ATV750B(L) Functional Logic Diagram ATV750B, Upper Half 7 Functional Logic Diagram ATV750B, Lower Half 8 ATV750B(L) ATV750B(L) Preload of Registered Outputs The ATV750B(L) registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A VIH level on the I/O pin will force the register high; a VIL will force it low, independent of the output polarity. The PRELOAD state is entered by placing a 10.25V to 10.75V signal on pin 8 on DIPs, and lead 10 on SMDs. When the clock term is pulsed high, the data on the I/O pins is placed into the register chosen by the Select Pin. Level Forced on Registered Output Pin during PRELOAD Cycle Select Pin State Register #0 State after Cycle Register #1 State after Cycle VIH Low High X VIL Low Low X VIH High X High VIL High X Low Power-up Reset The registers in the ATV750B(L) is designed to reset during power-up. At a point delayed slightly from VCC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer. This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how VCC actually rises in the system, the following conditions are required: 1. The VCC rise must be monotonic, 2. After reset occurs, all input and feedback setup times must be met before driving the clock terms or pin high, and Parameter Description Typ Max Units tPR Power-up Reset Time 600 1000 ns 3. The clock pin, or signals from which clock terms are derived, must remain stable during tPR. VRST Power-up Reset Voltage 3.8 4.5 V Pin Capacitance f = 1 MHz, T = 25C(1) Typ Max Units Conditions CIN 5 8 pF VIN = 0V COUT 6 8 pF VOUT = 0V 9 Using the ATV750B(L) Many Advanced Features Synchronous Preset and Asynchronous Reset The ATV750B(L) advanced flexibility packs more usable gates into 24-pins than any other logic device. The ATV750B(L) starts with the popular 22V10 architecture, and add several enhanced features: * Selectable D- and T-type Registers - Each ATV750B flip-flop can be individually configured as either D- or Ttype. Using the T-type configuration, JK and SR flip-flops are also easily created. These options allow more efficient product term usage. One synchronous preset line is provided for all 20 registers in the ATV750B. The appropriate input signals to cause the internal clocks to go to a high state must be received during a synchronous preset. Appropriate setup and hold times must be met, as shown in the switching waveform diagram. * Selectable Asynchronous Clocks - Each of the ATV750B(L) flip-flops may be clocked by its own clock product term or directly from Pin 1 (SMD Lead 2). This removes the constraint that all registers must use the same clock. Buried state machines, counters and registers can all coexist in one device while running on separate clocks. Individual flip-flop clock source selection further allows mixing higher performance pin clocking and flexible product term clocking within one design. * A Full Bank of Ten More Registers - The ATV750B provides two flip-flops per output logic cell for a total of 20. Each register has its own sum term, its own reset term and its own clock term. * Independent I/O Pin and Feedback Paths - Each I/O pin on the ATV750B has a dedicated input path. Each of the 20 registers has its own feedback terms into the array as well. This feature, combined with individual product terms for each I/O's output enable, facilitates true bi-directional I/O design. Programming Software Support As with all other Atmel PLDs, several third-party development software products support the ATV750B(L). Several third-party programmers support the ATV750B as well. Additionally, the ATV750B may be programmed to perform the ATV750(L)'s functional subset (no T-type flip-flops or pin clocking) using the ATV750(L) JEDEC file. In this case, the ATV750B becomes a direct replacement or speed upgrade for the ATV750(L). The ATV750(L) programming algorithm is different from the ATV750B algorithm. Choose the appropriate device in your programmer menu to ensure proper programming. Please refer to the Programmable Logic Development Tools section for a complete PLD software and programmer listing. An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and slave halves of the flipflops are reset when the input signals received force the internal resets high. Security Fuse Usage A single fuse is provided to prevent unauthorized copying of the ATV750B fuse patterns. Once the security fuse is programmed, all fuses will appear programmed during verify. The security fuse should be programmed last, as its effect is immediate. Erasure Characteristics The entire memory array of an ATV750B is erased after exposure to ultraviolet light at a wavelength of 2537 A. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 W/cm 2 intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W*sec/cm2. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV-erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight. Atmel CMOS PLDs The ATV750B utilizes an advanced 0.65-micron CMOS EPROM technology. This technology's state-of-art features are the optimum combination for PLDs: * CMOS technology provides high-speed, low-power, and high noise immunity. * EPROM technology is the most cos-effective method for producing PLDs - surpassing bipolar fusible link technology in low cost, while providing the necessary reprogrammability. * EPROM reprogrammability, which is 100% tested before shipment, provides inherently better programmability and reliability than one-time fusible PLDs. 10 ATV750B(L) ATV750B(L) 11 12 ATV750B(L) ATV750B(L) Ordering Information tPD (ns) tCOS (ns) Ext. fMAXS (MHz) Ordering Code Package (1) Operation Range 7.5 6.5 95 ATV750B-7JC ATV750B-7PC(1) 28J 24P3 Commercial (0C to 70C) 10 7 83 ATV750B-10JC(1) ATV750B-10PC(1) ATV750B-10SC(1) 28J 24P3 24S Commercial (0C to 70C) ATV750B-10JI(1) ATV750B-10PI(1) ATV750B-10SI(1) 28J 24P3 24S Industrial (-40C to 85C) ATV750B-10DM/883(2) ATV750B-10LM/883(2) 24DW3 28LW ATV750B-15JC(1) ATV750B-15PC(1) ATV750B-15SC(1) 28J 24P3 24S Commercial (0C to 70C) ATV750B-15JI(1) ATV750B-15PI(1) ATV750B-15SI(1) 28J 24P3 24S Industrial (-40C to 85C) ATV750B-15DM/883(2) ATV750B-15LM/883(2) 24DW3 28LW ATV750B-25JC(1) ATV750B-25PC(1) ATV750B-25SC(1) 28J 24P3 24S Commercial (0C to 70C) ATV750B-25JI(1) ATV750B-25PI(1) ATV750B-25SI(1) 28J 24P3 24S Industrial (-40C to 85C) 15 25 Note: 10 15 58 41 Military/883C (-55C to 125C) Class B, Fully Compliant Military/883C (-55C to 125C) Class B, Fully Compliant 1. Obsolete, please use ATF750C versions. 2. Continue to be available, but please do not use for new designs. For new designs recommend multiple ATF22V10s. Using "C" Product for Industrial To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%. Package Type 24DW3 24-lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip) 28J 28-lead, Plastic J-leaded Chip Carrier OTP (PLCC) 28LW 28-pad, Windowed, Ceramic Leadless Chip Carrier (LCC) 24P3 24-lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP) 24S 24-lead, 0.300" Wide, Plastic Gull Wing Small Outline OTP (SOIC) 13 Ordering Information (Continued) tPD (ns) tCOS (ns) Ext. fMAXS (MHz) Ordering Code Package (2) Operation Range 10 7 83 5962-88726 08 LA 5962-88726 08 3X(2) 24DW3 28LW Military/883C (-55C to 125C) Class B, Fully Compliant 15 9 58 5962-88726 09 LA(2) 5962-88726 09 3X(2) 24DW3 28LW Military/883C (-55C to 125C) Class B, Fully Compliant 15 25 15 Note: 9 15 9 92 37 92 (1) ATV750BL-15JC ATV750BL-15PC(1) ATV750BL-15SC(1) 28J 24P3 24S Commercial (0C to 70C) ATV750BL-15JI(1) ATV750BL-15PI(1) ATV750BL-15SI(1) 28J 24P3 24S Industrial (-40C to 85C) ATV750BL-15DM/883(2) ATV750BL-15LM/883(2) 24DW3 28LW ATV750BL-25JC(1) ATV750BL-25PC(1) ATV750BL-25SC(1) 28J 24P3 24S Commercial (0C to 70C) ATV750BL-25JI17 ATV750BL-25PI(1) ATV750BL-25SI(1) 28J 24P3 24S Industrial (-40C to 85C) 5962-88726 11 LX(2) 5962-88726 11 3X(2) 24DW3 28LW Military/883C (-55C to 125C) Class B, Fully Compliant Military/883C (-55C to 125C) Class B, Fully Compliant 1. Obsolete, please use ATF750C versions. 2. Continue to be available, but please do not use for new designs. For new designs recommend multiple ATF22V10s. Using "C" Product for Industrial To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%. Package Type 24DW3 24-lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip) 28J 28-lead, Plastic J-leaded Chip Carrier OTP (PLCC) 28LW 28-pad, Windowed, Ceramic Leadless Chip Carrier (LCC) 24P3 24-lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP) 24S 24-lead, 0.300" Wide, Plastic Gull Wing Small Outline OTP (SOIC) 14 ATV750B(L) ATV750B(L) Packaging Information 24DW3, 24-lead, 0.300" Wide, WIndowed, Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters) 28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AB MIL-STD-1835 D-9 CONFIG A .045(1.14) X 45 PIN NO. 1 IDENTIFY .045(1.14) X 30 - 45 .430(10.9) SQ .390(9.91) .021(.533) .013(.330) .456(11.6) SQ .450(11.4) .032(.813) .026(.660) .012(.305) .008(.203) .495(12.6) SQ .485(12.3) .050(1.27) TYP .043(1.09) .020(.508) .120(3.05) .090(2.29) .300(7.62) REF SQ .180(4.57) .165(4.19) .022(.559) X 45 MAX (3X) 28LW, 28-pad, Windowed, Ceramic Leadless Chip Carrier (LCC) Dimensions in Inches and (Millimeters)* 24P3, 24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) MIL-STD-1835 C-4 JEDEC STANDARD MS-001 AF 1.27(32.3) 1.25(31.7) PIN 1 .266(6.76) .250(6.35) .090(2.29) MAX 1.100(27.94) REF .200(5.06) MAX .005(.127) MIN SEATING PLANE .070(1.78) .020(.508) .023(.584) .014(.356) .151(3.84) .125(3.18) .110(2.79) .090(2.29) .065(1.65) .040(1.02) .325(8.26) .300(7.62) .012(.305) .008(.203) 0 REF 15 .400(10.2) MAX *Controlling dimension: millimeters 15 Packaging Information 24S, 24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters) .020(.508) .013(.330) .299(7.60) .420(10.7) .291(7.39) .393(9.98) PIN 1 ID .050(1.27) BSC .616(15.6) .598(15.2) .105(2.67) .092(2.34) .012(.305) .003(.076) .013(.330) .009(.229) 0 REF 8 16 .050(1.27) .015(.381) ATV750B(L) Atmel Headquarters Atmel Operations Corporate Headquarters Atmel Colorado Springs 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600 Europe 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759 Atmel Rousset Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697 Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001 Asia Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369 Japan Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581 Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732 e-mail literature@atmel.com Web Site http://www.atmel.com BBS 1-(408) 436-4309 (c) Atmel Corporation 2000. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life suppor t devices or systems. Marks bearing (R) and/or TM are registered trademarks and trademarks of Atmel Corporation. Terms and product names in this document may be trademarks of others. Printed on recycled paper. 0301H-03/00/xM