Low Power, Low Noise and Distortion,
Rail-to-Rail Output Amplifiers
ADA4841-1/ADA4841-2
Rev. E
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2005–2010 Analog Devices, Inc. All rights reserved.
FEATURES
Low power: 1.1 mA/amp
Low wideband noise
2.1 nV/√Hz
1.4 pA/√Hz
Low 1/f noise
7 nV/√Hz @ 10 Hz
13 pA/√Hz @ 10 Hz
Low distortion: −105 dBc @ 100 kHz, VO = 2 V p-p
High speed
80 MHz, −3 dB bandwidth (G = +1)
12 V/μs slew rate
175 ns settling time to 0.1%
Low offset voltage: 0.3 mV maximum
Rail-to-rail output
Power down
Wide supply range: 2.7 V to 12 V
APPLICATIONS
Low power, low noise signal processing
Battery-powered instrumentation
16-bit PulSAR® ADC drivers
CONNECTION DIAGRAMS
V
OUT
3
4
6
5
27
18
–V
S
–IN
+IN
+V
S
NC
NC POWER DOWN
05614-001
ADA4841-1
TOP VIEW
(Not to Scale)
Figure 1. 8-Lead SOIC (R)
V
OUT 1
–V
S2
+IN
3
+V
S
6
POWER DOWN
5
–IN
4
ADA4841-1
05614-099
Figure 2. 6-Lead SOT-23 (RJ)
OUT1 1
–IN1 2
+IN1 3
–VS4
+VS
8
OUT2
7
–IN2
6
+IN25
ADA4841-2
TOP VIEW
(Not to Scale)
05614-064
NOTES
1. FOR 8-LEAD LFCSP_WD, CONNECT
EXPOSED PADDLE TO GND.
Figure 3. 8-Lead MSOP (RM), 8-Lead SOIC_N (R), and 8-Lead LFCSP_WD (CP)
GENERAL DESCRIPTION
The ADA4841-1/ADA4841-2 are unity gain stable, low noise
and distortion, rail-to-rail output amplifiers that have a quiescent
current of 1.5 mA maximum. In spite of their low power
consumption, these amplifiers offer low wideband voltage
noise performance of 2.1 nV/√Hz and 1.4 pA/√Hz current noise,
along with excellent spurious-free dynamic range (SFDR) of
−105 dBc at 100 kHz. To maintain a low noise environment at
lower frequencies, the amplifiers have low 1/f noise of 7 nV/√Hz
and 13 pA/√Hz at 10 Hz.
The ADA4841-1/ADA4841-2 output can swing to less than
50 mV of either rail. The input common-mode voltage range
extends down to the negative supply. The ADA4841-1/
ADA4841-2 can drive up to 10 pF of capacitive load with
minimal peaking.
The ADA4841-1/ADA4841-2 provide the performance required
to efficiently support emerging 16-bit to 18-bit ADCs and are
ideal for portable instrumentation, high channel count, industrial
measurement, and medical applications. The ADA4841-1/
ADA4841-2 are ideally suited to drive the AD7685/AD7686,
16-bit PulSAR ADCs.
The ADA4841-1/ADA4841-2 packages feature RoHS compliant
lead finishes. The amplifiers are rated to work over the
industrial temperature range (−40°C to +125°C).
–
30
–120
0.01 1
05614-048
FREQUENCY (MHz)
HARMONIC DISTORTION (dBc)
0.1
2V p-p THIRD
–40
–50
–60
–70
–80
–90
–100
–110
VS = ±5V
G = +1
2V p-p SECOND
Figure 4. Harmonic Distortion
IMPORTANT LINKS for the ADA4841-1_4841-2*
Last content update 08/17/2013 01:21 pm
DOCUMENTATION
AN-931: Understanding PulSAR ADC Support Circuitry
AN-649: Using the Analog Devices Active Filter Design Tool
AN-581: Biasing and Decoupling Op Amps in Single Supply Apps
AN-402: Replacing Output Clamping Op Amps with Input Clamping
Amps
AN-417: Fast Rail-to-Rail Operational Amplifiers Ease Design
Constraints in Low Voltage High Speed Systems
AN-202: An IC Amplifier User’s Guide to Decoupling, Grounding, and
Making Things Go Right for a Change
MT-060: Choosing Between Voltage Feedback and Current Feedback
Op Amps
MT-059: Compensating for the Effects of Input Capacitance on VFB
and CFB Op Amps Used in Current-to-Voltage Converters
MT-058: Effects of Feedback Capacitance on VFB and CFB Op Amps
MT-056: High Speed Voltage Feedback Op Amps
MT-053: Op Amp Distortion: HD, THD, THD + N, IMD, SFDR, MTPR
MT-052: Op Amp Noise Figure: Don't Be Mislead
MT-050: Op Amp Total Output Noise Calculations for Second-Order
System
MT-049: Op Amp Total Output Noise Calculations for Single-Pole
System
MT-048: Op Amp Noise Relationships: 1/f Noise, RMS Noise, and
Equivalent Noise Bandwidth
MT-047: Op Amp Noise
MT-033: Voltage Feedback Op Amp Gain and Bandwidth
MT-032: Ideal Voltage Feedback (VFB) Op Amp
A Stress-Free Method for Choosing High-Speed Op Amps
FOR THE ADA4841-1:
CN-0255 A Complete Single-Supply, 16-Bit, 100 kSPS PulSAR ADC
System Dissipates 8 mW (for the ADA4841-1)
UG-127: Universal Evaluation Board for High Speed Op Amps in
SOT-23-5/SOT-23-6 Packages
UG-101: Evaluation Board User Guide
FOR THE ADA4841-2:
UG-129: Evaluation Board User Guide
UG-128: Universal Evaluation Board for Dual High Speed Op Amps in
SOIC Packages
DESIGN COLLABORATION COMMUNITY
Collaborate Online with the ADI support team and other designers
about select ADI products.
Follow us on Twitter: www.twitter.com/ADI_News
Like us on Facebook: www.facebook.com/AnalogDevicesInc
PARAMETRIC SELECTION TABLES
Find Similar Products By Operating Parameters
High Speed Amplifiers Selection Table
EVALUATION KITS & SYMBOLS & FOOTPRINTS
View the Evaluation Board and Kits page for the ADA4841-1
View the Evaluation Board and Kits page for the ADA4841-2
Symbols and Footprints for the ADA4841-1
Symbols and Footprints for the ADA4841-2
DESIGN TOOLS, MODELS, DRIVERS & SOFTWARE
dBm/dBu/dBv Calculator
Power Dissipation vs Die Temp
ADIsimOpAmp™
Analog Filter Wizard 2.0
OpAmp Stability
ADA4841 SPICE Macro Model, Rev 0, 2/2007
DESIGN SUPPORT
Submit your support request here:
Linear and Data Converters
Embedded Processing and DSP
Telephone our Customer Interaction Centers toll free:
Americas: 1-800-262-5643
Europe: 00800-266-822-82
China: 4006-100-006
India: 1800-419-0108
Russia: 8-800-555-45-90
Quality and Reliability
Lead(Pb)-Free Data
SAMPLE & BUY
ADA4841-1
ADA4841-2
View Price & Packaging
Request Evaluation Board
Request Samples Check Inventory & Purchase
Find Local Distributors
* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet.
Note: Dynamic changes to the content on this page (labeled 'Important Links') does not
constitute a change to the revision number of the product data sheet.
This content may be frequently modified.
Powered by TCPDF (www.tcpdf.org)
ADA4841-1/ADA4841-2
Rev. E | Page 2 of 20
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
Connection Diagrams...................................................................... 1
General Description......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 6
Thermal Resistance...................................................................... 6
Maximum Power Dissipation ..................................................... 6
ESD Caution.................................................................................. 6
Typical Performance Characteristics ............................................. 7
Theory of Operation ...................................................................... 13
Amplifier Description................................................................ 13
DC Errors .................................................................................... 13
Noise Considerations................................................................. 13
Headroom Considerations........................................................ 14
Capacitance Drive...................................................................... 15
Input Protection ......................................................................... 15
Power-Down Operation............................................................ 16
Applications Information.............................................................. 17
Typical Performance Values...................................................... 17
16-Bit ADC Driver..................................................................... 17
Reconstruction Filter ................................................................. 17
Layout Considerations............................................................... 18
Ground Plane.............................................................................. 18
Power Supply Bypassing............................................................ 18
Outline Dimensions....................................................................... 19
Ordering Guide .......................................................................... 20
REVISION HISTORY
12/10—Rev. D to Rev. E
Changes to Negative Power Supply Rejection Ration Conditions ..3
Changes to Ordering Guide .......................................................... 20
1/10—Rev. C to Rev. D
Added LFCSP Package.......................................................Universal
Changes to Operating Temperature Range Parameter, Table 4.. 6
Updated Outline Dimensions....................................................... 19
Changes to Ordering Guide .......................................................... 20
3/06—Rev. B to Rev. C
Added SOT-23 Package .....................................................Universal
Changes to General Description .................................................... 1
Changes to Table 1............................................................................ 3
Changes to Table 2............................................................................ 4
Changes to Table 3............................................................................ 5
Changes to Input Protection Section........................................... 15
Changes to Ordering Guide .......................................................... 20
10/05—Rev. A to Rev. B
Added ADA4841-2.............................................................Universal
Changes to General Description and Features............................. 1
Changes to Table 1............................................................................ 3
Changes to Table 2............................................................................ 4
Changes to Table 3............................................................................ 5
Changes to Table 4, Table 5, and Figure 4 ..................................... 6
Changes to Figure 6...........................................................................7
Changes to Figure 12, Figure 13, Figure 15, and Figure 16..........8
Deleted Figure 25; Renumber Sequentially ................................ 10
Changes to Figure 24 and Figure 28............................................. 10
Changes to Figure 31...................................................................... 11
Inserted Figure 37; Renumber Sequentially................................ 12
Changes to Amplifier Description Section and Figure 39........ 13
Changed DC Performance Considerations Section
to DC Errors Section...................................................................... 13
Changes to Noise Considerations Section .................................. 14
Changes to Headroom Considerations Section and Figure 39 15
Changes to Power-Down Operation Section.............................. 16
Changes to 16-Bit ADC Driver Section,
Figure 48, and Figure 49................................................................ 17
Changes to Power Supply Bypassing Section ............................. 18
Updated Outline Dimensions....................................................... 19
Changes to Ordering Guide.......................................................... 20
9/05—Rev. 0 to Rev. A
Changes to Features ..........................................................................1
Changes to Figure 2...........................................................................1
Changes to Figure 12.........................................................................8
Changes to Figure 40...................................................................... 14
Changes to Headroom Considerations Section ......................... 15
7/05—Revision 0: Initial Version
ADA4841-1/ADA4841-2
Rev. E | Page 3 of 20
SPECIFICATIONS
TA = 25°C, VS = ±5 V, RL = 1 kΩ, Gain = +1, unless otherwise noted.
Table 1.
Parameter Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VO = 0.02 V p-p 58 80 MHz
V
O = 2 V p-p 3 MHz
Slew Rate G = +1, VO = 9 V step, RL = 1 kΩ 12 13 V/μs
Settling Time to 0.1% G = +1, VO = 8 V step 650 ns
Settling Time to 0.01% G = +1, VO = 8 V step 1000 ns
NOISE/HARMONIC PERFORMANCE
Harmonic Distortion HD2/HD3 fC = 100 kHz, VO = 2 V p-p, G = +1 −111/−105 dBc
f
C = 1 MHz, VO = 2 V p-p −80/−67 dBc
Input Voltage Noise f = 100 kHz 2.1 nV/√Hz
Input Current Noise f = 100 kHz 1.4 pA/√Hz
DC PERFORMANCE
Input Offset Voltage 40 300 μV
Input Offset Voltage Drift 1 μV/°C
Input Bias Current 3 5.3 μA
Input Offset Current 0.1 0.5 μA
Open-Loop Gain VO = ±4 V 103 120 dB
INPUT CHARACTERISTICS
Input Resistance, Common Mode 90 MΩ
Input Resistance, Differential Mode 25 kΩ
Input Capacitance, Common Mode 1 pF
Input Capacitance, Differential Mode 3 pF
Input Common-Mode Voltage Range −5.1 +4 V
Common-Mode Rejection Ratio (CMRR) VCM = Δ 4 V 95 115 dB
MATCHING CHARACTERISTICS (ADA4841-2)
Input Offset Voltage 70 μV
Input Bias Current 60 nA
POWER DOWN PIN (ADA4841-1)
POWER DOWN Voltage Enabled >3.6 V
POWER DOWN Voltage Power down <3.2 V
Input Current
Enable POWER DOWN = +5 V 1 2 μA
Power Down POWER DOWN = −5 V −13 −30 μA
Switching Speed
Enable 1 μs
Power Down 40 μs
OUTPUT CHARACTERISTICS
Output Voltage Swing G > +1 ±4.9 ±4.955 V
Output Current Limit Sourcing, VIN = +VS , RL = 50 Ω to GND 30 mA
Sinking, VIN = −VS , RL = 50 Ω to GND 60 mA
Capacitive Load Drive 30% overshoot 15 pF
POWER SUPPLY
Operating Range 2.7 12 V
Quiescent Current/Amplifier POWER DOWN = +5 V 1.2 1.5 mA
POWER DOWN = −5 V 40 90 μA
Positive Power Supply Rejection Ratio +VS = +5 V to +6 V, −VS = −5 V 95 110 dB
Negative Power Supply Rejection Ratio +VS = +5 V, −VS = −5 V to −6 V 96 120 dB
ADA4841-1/ADA4841-2
Rev. E | Page 4 of 20
TA = 25°C, VS = 5 V, RL = 1 kΩ, Gain = +1, VCM = 2.5 V, unless otherwise noted.
Table 2.
Parameter Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VO = 0.02 V p-p 54 80 MHz
V
O = 2 V p-p 3 MHz
Slew Rate G = +1, VO = 4 V step, RL = 1 kΩ 10 12 V/μs
Settling Time to 0.1% G = +1, VO = 2 V step 175 ns
Settling Time to 0.01% G = +1, VO = 2 V step 550 ns
NOISE/HARMONIC PERFORMANCE
Harmonic Distortion HD2/HD3 fC = 100 kHz, VO = 2 V p-p −109/−105 dBc
f
C = 1 MHz, VO = 2 V p-p −78/−66 dBc
Input Voltage Noise f = 100 kHz 2.1 nV/√Hz
Input Current Noise f = 100 kHz 1.4 pA/√Hz
Crosstalk f = 100 kHz −117 dB
DC PERFORMANCE
Input Offset Voltage 40 300 μV
Input Offset Voltage Drift 1 μV/°C
Input Bias Current 3 5.3 μA
Input Offset Current 0.1 0.4 μA
Open-Loop Gain VO = 0.5 V to 4.5 V 103 124 dB
INPUT CHARACTERISTICS
Input Resistance, Common Mode 90 MΩ
Input Resistance, Differential Mode 25 kΩ
Input Capacitance, Common Mode 1 pF
Input Capacitance, Differential Mode 3 pF
Input Common-Mode Voltage Range −0.1 +4 V
Common-Mode Rejection Ratio (CMRR) VCM = Δ 1.5 V 88 115 dB
MATCHING CHARACTERISTICS (ADA4841-2)
Input Offset Voltage 70 μV
Input Bias Current 70 nA
POWER DOWN PIN (ADA4841-1)
POWER DOWN Voltage Enabled >3.6
POWER DOWN Voltage Power down <3.2 V
Input Current
Enable POWER DOWN = 5 V 1 2 μA
Power Down POWER DOWN = 0 V −13 −30 μA
Switching Speed
Enable 1 μs
Power Down 40 μs
OUTPUT CHARACTERISTICS
Output Voltage Swing G > +1 0.08 to 4.92 0.029 to 4.974 V
Output Current Limit Sourcing, VIN = +VS, RL = 50 Ω to VCM 30 mA
Sinking, VIN = −VS, RL = 50 Ω to VCM 60 mA
Capacitive Load Drive 30% overshoot 15 pF
POWER SUPPLY
Operating Range 2.7 12 V
Quiescent Current/Amplifier POWER DOWN = 5 V 1.1 1.4 mA
POWER DOWN = 0 V 35 70 μA
Positive Power Supply Rejection Ratio +VS = +5 V to +6 V, −VS = 0 V 95 110 dB
Negative Power Supply Rejection Ratio +VS = +5 V, −VS = 0 V to −1 V 96 120 dB
ADA4841-1/ADA4841-2
Rev. E | Page 5 of 20
TA = 25°C, VS = 3 V, RL = 1 kΩ, Gain =+1, VCM = 1.5 V, unless otherwise noted.
Table 3.
Parameter Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VO = 0.02 V p-p 52 80 MHz
Slew Rate G = +1, VO = 2 V step, RL = 1 kΩ 10 12 V/μs
Settling Time to 0.1% G = +1, VO = 1 V step 120 ns
Settling Time to 0.01% G = +1, VO = 1 V step 250 ns
NOISE/HARMONIC PERFORMANCE
Harmonic Distortion HD2/HD3 fC = 100 kHz, VO = 1 V p-p −97/−100 dBc
f
C = 1 MHz, VO = 1 V p-p −79/−80 dBc
Input Voltage Noise f = 100 kHz 2.1 nV/√Hz
Input Current Noise f = 100 kHz 1.4 pA/√Hz
DC PERFORMANCE
Input Offset Voltage 40 300 μV
Input Offset Voltage Drift 1 μV/°C
Input Bias Current 3 5.3 μA
Input Offset Current 0.1 0.5 μA
Open-Loop Gain VO = 0.5 V to 2.5 V 101 123 dB
INPUT CHARACTERISTICS
Input Resistance, Common Mode 90 MΩ
Input Resistance, Differential Mode 25 kΩ
Input Capacitance, Common Mode 1 pF
Input Capacitance, Differential Mode 3 pF
Input Common-Mode Voltage Range −0.1 +2 V
Common-Mode Rejection Ratio (CMRR) VCM = Δ 0.4 V 86 115 dB
MATCHING CHARACTERISTICS (ADA4841-2)
Input Offset Voltage 70 μV
Input Bias Current 60 nA
POWER DOWN PIN (ADA4841-1)
POWER DOWN Voltage Enabled >1.6
POWER DOWN Voltage Power down <1.2 V
Input Current
Enable POWER DOWN = 3 V 1 2 μA
Power Down POWER DOWN = 0 V −10 −30 μA
Switching Speed
Enable 1 μs
Power Down 40 μs
OUTPUT CHARACTERISTICS
Output Voltage Swing G > +1 0.045 to 2.955 0.023 to 2.988 V
Output Current Limit Sourcing, VIN = +VS, RL = 50 Ω to VCM 30 mA
Sinking, VIN = −VS, RL = 50 Ω to VCM 60 mA
Capacitive Load Drive 30% overshoot 30 pF
POWER SUPPLY
Operating Range 2.7 12 V
Quiescent Current/Amplifier POWER DOWN = 3 V 1.1 1.3 mA
POWER DOWN = 0 V 25 60 μA
Positive Power Supply Rejection Ratio +VS = +3 V to +4 V, −VS = 0 V 95 110 dB
Negative Power Supply Rejection Ratio +VS = +3 V, −VS = 0 V to −1 V 96 120 dB
ADA4841-1/ADA4841-2
Rev. E | Page 6 of 20
ABSOLUTE MAXIMUM RATINGS
PD = Quiescent Power + (Total Drive Power − Load Power) Table 4.
Parameter Rating
Supply Voltage 12.6 V
Power Dissipation See Figure 5
Common-Mode Input Voltage −VS − 0.5 V to +VS + 0.5 V
Differential Input Voltage ±1.8 V
Storage Temperature Range −65°C to +125°C
Operating Temperature Range −40°C to +125°C
Lead Temperature JEDEC J-STD-20
Junction Temperature 150°C
()
L
OUT
L
OUTS
SS
DR
V
R
V
V
IVP
2
2−
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛×+×=
RMS output voltages should be considered. If RL is referenced
to −VS, as in single-supply operation, the total drive power is
VS × IOUT. If the rms signal levels are indeterminate, consider the
worst case, when VOUT = VS/4 for RL to midsupply.
()
(
)
L
S
SS
DR
V
IVP
2
4/
+×=
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
In single-supply operation with RL referenced to −VS, worst case
is VOUT = VS/2.
Airflow increases heat dissipation, effectively reducing θJA.
In addition, more metal directly in contact with the package
leads and through holes under the device reduces θJA.
Figure 5 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the 8-lead SOIC_N
(125°C/W), the 6-lead SOT-23 (170°C/W), 8-lead MSOP
(145°C/W), and 8-lead LFCSP_WD (103°C/W) on a JEDEC
standard 4-layer board. θJA values are approximations.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, θJA is
specified for device soldered in circuit board for surface-mount
packages.
Table 5. Thermal Resistance
2.0
0
–55 125
05614-061
AMBIENT TEMPERATURE (°C)
MAXIMUM POWER DISSIPATION (W)
1.5
1.0
0.5
–45 –35 –25 –15 –5 5 15 25 35 45 55 65 75 85 95 105 115
SOT-23
SOIC
MSOP
LFCSP
Package Type θJA Unit
8-lead SOIC_N 125 °C/W
6-Lead SOT-23 170 °C/W
8-lead MSOP 130 °C/W
8-Lead LFCSP_WD 103 °C/W
MAXIMUM POWER DISSIPATION
The maximum safe power dissipation for the ADA4841-1/
ADA4841-2 is limited by the associated rise in junction
temperature (TJ) on the die. At approximately 150°C, which is
the glass transition temperature, the plastic changes its
properties. Even temporarily exceeding this temperature limit
may change the stresses that the package exerts on the die,
permanently shifting the parametric performance of the
amplifiers. Exceeding a junction temperature of 150°C for an
extended period can result in changes in silicon devices,
potentially causing degradation or loss of functionality.
Figure 5. Maximum Power Dissipation vs. Temperature for a 4-Layer Board
ESD CAUTION
The power dissipated in the package (PD) is the sum of the
quiescent power dissipation and the power dissipated in the die
due to the amplifier’s drive at the output. The quiescent power is
the voltage between the supply pins (VS) times the quiescent
current (IS).
ADA4841-1/ADA4841-2
Rev. E | Page 7 of 20
TYPICAL PERFORMANCE CHARACTERISTICS
RL = 1 kΩ, unless otherwise noted.
3
–12
0.1 10
05614-021
FREQUENCY (MHz)
NORMALIZED CLOSED-LOOP GAIN (dB)
1
0
–3
–6
–9
V
OUT
= 2V pp
V
S
= 5V G = +1
G = +10
G = +2
Figure 6. Large Signal Frequency Response vs. Gain
6
–9
0.1 100
05614-026
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
110
3
0
–3
–6
V
IN
= 20mV p-p
G = +1
V
S
= 5V
20pF
WITH
100Ω SNUBBER
0pF 10pF
20pF
Figure 7. Small Signal Frequency Response vs. Capacitive Load
3
–12
0.1 100
05614-027
FREQUENCY (MHz)
NORMALIZED CLOSED-LOOP GAIN (dB)
110
0
–3
–6
–9
V
IN
= 20mV p-p
V
S
= 5V G = –1 G = +1
G = +10
Figure 8. Small Signal Frequency Response vs. Gain
3
–9
0.1 100
05614-028
FREQUENCY (MHz)
GAIN (dB)
110
0
–3
–6
V
S
= 5V
V
IN
= 20mV p-p
G = +1
–40°C
+125°C
+25°C
Figure 9. Small Signal Frequency Response vs. Temperature
2
–6
0.1 100
05614-029
FREQUENCY (MHz)
GAIN (dB)
110
V
S
= +3V V
S
= +5V V
S
= ±5V
1
0
–1
–2
–3
–4
–5
V
IN
= 20mV p-p
G = +1
Figure 10. Small Signal Frequency Response vs. Supply Voltage
3
–9
0.1 100
05614-014
FREQUENCY (MHz)
GAIN (dB)
110
0
–3
–6
V
S
= ±5V
G = +1
2V p-p 400mV p-p
10mV p-p
20mV p-p
100mV p-p
Figure 11. Frequency Response for Various VOUT
ADA4841-1/ADA4841-2
Rev. E | Page 8 of 20
140
–20
10 100M
05614-042
FREQUENCY (Hz)
OPEN-LOOP GAIN (dB)
–40
–160
–60
–80
–100
–120
–140
OPEN-LOOP PHASE (Degrees)
100 1k 10k 100k 1M 10M
0
20
40
60
80
100
120
V
S
= 5V
MAGNITUDE
PHASE
0
–20
Figure 12. Open-Loop Gain and Phase vs. Frequency
–
30
–130
0.01 1
05614-045
FREQUENCY (MHz)
HARMONIC DISTORTION (dBc)
0.1
–40
–50
–60
–70
–80
–90
–100
–110
–120
V
S
= + 5V
V
OUT
= 2V p-p
G = +5 SECOND
G = +2 SECOND
G = +5 THIRD
G = +2 THIRD
G = +1 THIRD
G = +1 SECOND
Figure 13. Harmonic Distortion vs. Frequency for Various Gains
–
30
0.01 1
05614-046
FREQUENCY (MHz)
HARMONIC DISTORTION (dBc)
0.1
–40
–50
–60
–70
–80
–90
–100
–110
–120
V
S
= ±5V
G = +1
8V p-p THIRD
8V p-p SECOND
4V p-p THIRD
4V p-p SECOND
2V p-p THIRD
2V p-p SECOND
Figure 14. Harmonic Distortion vs. Frequency for Various Output Voltages
–30
–130
0.01 1
05614-047
FREQUENCY (MHz)
HARMONIC DISTORTION (dBc)
0.1
–40
–50
–60
–70
–80
–90
–100
–110
–120
V
OUT
= 2V p-p
G = +2
±5V THIRD
+5V THIRD
±5V SECOND
+3V SECOND
+3V THIRD
+5V SECOND
Figure 15. Harmonic Distortion vs. Frequency for Various Supplies
10
1
10
05614-034
FREQUENCY (Hz)
VOLTAGE NOISE (nV/ Hz)
100 1k 10k 100k 1M 10M
V
S
= ±5V
Figure 16. Voltage Noise vs. Frequency
100
0.1
10 1M
05614-018
FREQUENCY (Hz)
CURRENT NOISE (pA/ Hz)
100 1k 10k 100k
1
10
V
S
= ±5V
Figure 17. Current Noise vs. Frequency
ADA4841-1/ADA4841-2
Rev. E | Page 9 of 20
55
0
–5 6
05614-053
OFFSET DRIFT DISTRIBUTION (μV/°C)
NUMBER OF PARTS
50
45
40
35
30
25
20
15
10
5
–4 –2 0 2 4
COUNT = 190
x = 0.36μV/°C
σ
= 1.21μV/°C
Figure 18. Input Offset Voltage Drift Distribution
10
0
05
05614-013
V
IN
(V)
NONLINEARITY (μV)
9
8
7
6
5
4
3
2
1
1234
G = +1
V
S
= 5V
Figure 19. Nonlinearity vs. VIN
100
–60
05614-036
VOUT (V)
VOFFSET (μV)
80
60
20
0
–20
–40
VS = ±5
40
0–6 6–4 –2 2 4
Figure 20. Input Error Voltage vs. Output Voltage
0.25
0.19
05614-033
OUTPUT VOLTAGE (V)
0.24
0.23
0.22
0.21
0.20
G = +2
TIME = 50ns/DIV
VS = ±5V
VS = +3V
VS = +5V
Figure 21. Small Signal Transient Response for Various Supplies
0.15
0.09
05614-031
OUTPUT VOLTAGE (V)
0.14
0.13
0.12
0.11
0.10
G = +2
VIN = 20mV p-p
TIME = 50ns/DIV
10pF
0pF
47pF
20pF
Figure 22. Small Signal Transient Response for Various Capacitive Loads
0.130
0.090
05614-030
OUTPUT VOLTAGE (V)
0.125
0.120
0.115
0.110
0.105
0.100
0.095
V
S
= 3V
V
S
= 5V
G = +1
TIME = 50ns/DIV
Figure 23. Small Signal Transient Response for Various Supplies
ADA4841-1/ADA4841-2
Rev. E | Page 10 of 20
6
–1
05614-019
INPUT AND OUTPUT VOLTAGE (V)
5
4
3
2
1
0
VS = 5V
G = +1
TIME = 200ns/DIV
VIN
VOUT
Figure 24. Input Overdrive Recovery
6
–1
05614-023
INPUT AND OUTPUT VOLTAGE (V)
5
4
3
2
0
V
S
= 5V
G = +2
TIME = 100ns/DIV
1
V
IN
× 2
V
OUT
Figure 25. Output Overdrive Recovery
1.5
–1.5
05614-022
OUTPUT VOLTAGE (V)
1.0
0.5
0
–0.5
–1.0
V
S
=
±
5V
V
OUT
= 2V p-p
TIME = 100ns/DIV
G = +2
G = +1
Figure 26. Large Signal Transient Response for Various Gains
4.5
0
05614-016
OUTPUT VOLTAGE (V)
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
G = +2
V
S
= 5
TIME = 100ns/DIV
+25°C
–40°C
+125°C
Figure 27. Slew Rate vs. Temperature
2.0
–2.0
05614-041
EXPANDED V
OUT
(mV)
V
IN
AND V
OUT
(V)
2.0
–2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
V
S
= 5V
G = +1
V
OUT
= 2V p-p
TIME = 100ns/DIV
V
OUT
V
IN
V
OUT
(EXPANDED)
Figure 28. Settling Time
6
–1
05614-039
POWER DOWN PIN (V)
5
4
3
2
1
0
V
S
= 5V
G = +1
V
IN
= 1V
DC
TIME = 200ns/DIV
1.2
–0.2
1.0
0.8
0.6
0.4
0.2
0
V
OUT
(V)
POWER DOWN PIN
–40°C
+25°C
+125°C
Figure 29. Power-Up Time vs. Temperature
ADA4841-1/ADA4841-2
Rev. E | Page 11 of 20
6
–1
05614-040
POWER DOWN PIN (V)
5
4
3
2
1
0
V
S
= 5V
G = +1
V
IN
= 1V
DC
TIME = 10μs/DIV
1.2
–0.2
1.0
0.8
0.6
0.4
0.2
0
V
OUT
(V)
+125°C
+25°C
–40°C
POWER DOWN PIN
POWER DOWN PIN
Figure 30. POWER DOWN Time vs. Temperature
1.6
–0.2
05
05614-020
POWER DOWN PIN (V)
SUPPLY CURRENT/AMPLIFIER (mA)
.0
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5
V
S
= 5V
+25°C
–40°C
+125°C
Figure 31. Supply Current per Amplifier vs. POWER DOWN Pin Voltage
0
–120
100 100M
05614-009
FREQUENCY (Hz)
COMMON-MODE REJECTION (dB)
1k 10k 100k 1M 10M
–20
–40
–60
–80
–100
V
S
= ±5V
G = +1
Figure 32. CMR vs. Frequency
0
–120
100 100M
05614-025
FREQUENCY (Hz)
POWER SUPPLY REJECTION (dB)
1k 10k 100k 1M 10M
–20
–40
–60
–80
–100
VS = 5V
+PSR
–PSR
Figure 33. PSR vs. Frequency
100
0.001
100 100M
05614-024
FREQUENCY (Hz)
CLOSED-LOOP OUTPUT IMPEDANCE (Ω)
1k 10k 100k 1M 10M
10
1
0.1
0.01
VS = 5V
Figure 34. Output Impedance vs. Frequency
40
–50
–40 125
05614-057
TEMPERATURE (°C)
INPUT OFFSET VOLTAGE (μV)
30
20
10
0
–10
–20
–30
–40
–25–105 203550658095110
VS = +5V
VS = ±5V
VS = +3V
Figure 35. Input Offset Voltage vs. Temperature for Various Supplies
ADA4841-1/ADA4841-2
Rev. E | Page 12 of 20
ATOB
BTOA
G=+1
V
S
=5V
R
L
=1kΩ
FREQUENCY (Hz)
CROSSTALK (dB)
–
40
–50
–60
–70
–80
–90
–100
–110
–120
–130
–140
10k 100k 1M 10M 1G100M
05614-062
3.6
3.1
–40 125
05614-058
TEMPERATURE (°C)
INPUT BIAS CURRENT (μA)
–25–105 203550658095110
3.5
3.4
3.3
3.2
V
S
= +3V
V
S
= +5V
V
S
= ±5V
Figure 36. Input Bias Current vs. Temperature for Various Supplies Figure 38. Crosstalk Output to Output
1.6
0.8
–40 125
05614-059
TEMPERATURE (°C)
SUPPLY CURRENT (mA)
–25–105 203550658095110
VS = +5V
VS = ±5V
VS = +3V
1.5
1.4
1.3
1.2
1.1
1.0
0.9
Figure 37. Supply Current vs. Temperature for Various Supplies
ADA4841-1/ADA4841-2
Rev. E | Page 13 of 20
THEORY OF OPERATION
AMPLIFIER DESCRIPTION
The ADA4841-1/ADA4841-2 are low power, low noise,
precision voltage-feedback op amps for single or dual voltage
supply operation. The ADA4841-1/ADA4841-2 are fabricated
on ADI’s second generation XFCB process and feature trimmed
supply current and offset voltage. The 2.1 nV/√Hz voltage noise
(very low for a 1.1 mA supply current amplifier), 40 μV offset
voltage, and sub 1 μV/°C offset drift is accomplished with an
input stage made of an undegenerated PNP input pair driving a
symmetrical folded cascode. A rail-to-rail output stage provides
the maximum linear signal range possible on low voltage
supplies and has the current drive capability needed for the
relatively low resistance feedback networks required for low
noise operation. CMRR, PSRR, and open-loop gain are all
typically above 100 dB, preserving the precision performance in
a variety of configurations. Gain bandwidth is kept high for this
power level to preserve the outstanding linearity performance
for frequencies up to 100 kHz. The ADA4841-1 has a power-
down function to further reduce power consumption. All this
results in a low noise, power efficient, precision amplifier that is
well-suited for high resolution and precision applications.
DC ERRORS
Figure 39 shows a typical connection diagram and the major dc
error sources. The ideal transfer function (all error sources set
to 0 and infinite dc gain) can be written as
IN
G
F
IP
G
F
OUT V
R
R
V
R
R
V×
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛
−×
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛+= 1 (1)
05614-004
R
G
– V
IN
+
R
S
– V
IP
+
I
B
+
I
B
–+ V
OUT
–
R
F
+ V
OS
–
Figure 39. Typical Connection Diagram and DC Error Sources
This reduces to the familiar forms for inverting and
noninverting op amp gain expressions
IP
G
F
OUT V
R
R
V×
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛+= 1 (2)
(Noninverting gain, VIN = 0 V)
IN
G
F
OUT V
R
R
V×
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛−
= (3)
(Inverting gain, VIP = 0 V)
The total output voltage error is the sum of errors due to the
amplifier offset voltage and input currents. The output error
due to the offset voltage can be estimated as
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛+×
⎟
⎠
⎞
⎜
⎝
⎛+
−
++
=
G
F
OUTPNOM
P
OFFSET
OUT
R
R
A
V
PSRR
VV
CMRR
VCM
V
V
NOM
ERROR
1 (4)
where:
NOM
OFFSET
Vis the offset voltage at the specified supply voltage.
This is measured with the input and output at midsupply.
VCM is the common-mode voltage.
VP is the power supply voltage.
NOM
p
Vis the specified power supply voltage.
CMRR is the common-mode rejection ratio.
PSRR is the power supply rejection ratio.
A is the dc open-loop gain.
The output error due to the input currents can be estimated as
+− ×
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛+×−
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛+×= B
G
F
S
B
G
F
G
F
OUT I
R
R
RI
R
R
RRV ERROR 11)||( (5)
Note that setting RS equal to RF||RG compensates for the voltage
error due to the input bias current.
NOISE CONSIDERATIONS
Figure 40 illustrates the primary noise contributors for the
typical gain configurations. The total rms output noise is
the root-mean-square of all the contributions.
0
5614-005
R
G
R
S
ien
ien + vout _e n –
R
F
ven
4kT × R
S
vn _ R
S
=
4kT × R
G
vn _ R
G
=
4kT × R
F
vn _ R
F
=
Figure 40. Noise Sources in Typical Connection
ADA4841-1/ADA4841-2
Rev. E | Page 14 of 20
The output noise spectral density can be calculated by
[]
2
2
2
2
2
2
2
4414 F
G
F
S
G
FRienkTRg
R
R
venRienkTRs
R
R
kTRf
envout
+
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛
+++
⎟
⎟
⎠
⎞
⎜
⎜
⎝
⎛++
=_
(6)
where:
k is Boltzmann’s Constant.
T is the absolute temperature, degrees Kelvin.
ien is the amplifier input current noise spectral density, pA/√Hz.
ven is the amplifier input voltage spectral density, nV/√Hz.
RS is the source resistance as shown in Figure 40.
RF and RG are the feedback network resistances, as shown in
Figure 40.
Source resistance noise, amplifier voltage noise (ven), and the
voltage noise from the amplifier current noise (ien × RS) are
all subject to the noise gain term (1 + RF/RG). Note that with a
2.1 nV/√Hz input voltage noise and 1.4 pA/√Hz input current,
the noise contributions of the amplifier are relatively small for
source resistances between approximately 200 Ω and 30 kΩ.
shows the total RTI noise due to the amplifier vs. the
source resistance. In addition, the value of the feedback resistors
used impacts the noise. It is recommended to keep the value of
feedback resistors between 250 Ω and 1 kΩ to keep the total
noise low.
Figure 41
1000
0.1
10 100k
05614-007
SOURCE RESISTANCE (Ω)
NOISE (nV/ Hz)
100
10
1
100 1k 10k
TOTAL AMPLIFIER NOISE
SOURCE RESISTANCE NOISE
AMPLIFIER + RESISTOR NOISE
Figure 41. RTI Noise vs. Source Resistance
HEADROOM CONSIDERATIONS
The ADA4841-1/ADA4841-2 are designed to provide maximum
input and output signal ranges with 16-bit to 18-bit dc linearity.
As the input or output headroom limits are reached, the signal
linearity degrades.
The input stage positive limit is almost exactly a volt below the
positive supply at room temperature. Input voltages above that
start to show clipping behavior. The positive input voltage limit
increases with temperature with a coefficient of about 2 mV/°C.
The lower supply limit is nominally below the minus supply;
therefore, in a standard gain configuration, the output stage
limits the signal headroom on the negative supply side. Figure 42
and Figure 43 show the nominal CMRR behavior at the limits of
the input headroom for three temperatures—this is generated
using the subtractor topology shown in Figure 44, which avoids
the output stage limitation.
300
–300
3.00 5.00
05614-055
COMMON-MODE VOLTAGE (V)
COMMON-MODE ERROR (μV)
260
220
180
140
100
60
20
–20
–60
–100
–140
–180
–220
–260
3.20 3.40 3.60 3.80 4.00 4.20 4.40 4.60 4.80
–40°C
+25°C
+125°C
Figure 42. +CMV vs. Common-Mode Error vs. VOS
0
–800
–6.00 –4.00
05614-054
COMMON-MODE VOLTAGE (V)
COMMON-MODE ERROR (μV)
–50
–100
–150
–200
–250
–300
–350
–400
–450
–500
–550
–600
–650
–700
–750
–5.80 –5.60 –5.40 –5.20 –5.00 –4.80 –4.60 –4.40 –4.20
–40°C
+25°C
+125°C
Figure 43. −CMV vs. Common-Mode Error vs. VOS
+ V
OUT
–
– V
CM
+
05614-051
Figure 44. Common-Range Subtractor
ADA4841-1/ADA4841-2
Rev. E | Page 15 of 20
Figure 45 shows the amplifier frequency response as a G = −1
inverter with the input and output stage biased near the
negative supply rail.
6
–12
0.1 100
05614-017
FREQUENCY (MHz)
GAIN (dB)
110
3
0
–3
–6
–9
V
S+
= 5V
G = –1
V
IN
= 20mV p-p
V
S–
= –50mV
V
S–
= –100mV
V
S–
= –200mV
V
S–
= –20mV
V
S–
= –150mV
Figure 45. Small Signal Frequency Response vs. Negative Supply Bias
The input voltage (VIN) and reference voltage (VIP) are both at
0 V, (see Figure 39). +VS is biased at +5 V, and −VS is swept
from −200 mV to −20 mV. With the input and output voltages
biased 200 mV above the bottom rail, the G = −1 inverter
frequency response is not much different from what is seen
with the input and output voltages biased near midsupply.
At 150 mV bias, the frequency response starts to decrease
and at 20 mV, the inverter bandwidth is less than half its
nominal value.
CAPACITANCE DRIVE
Capacitance at the output of an amplifier creates a delay within
the feedback path that, if within the bandwidth of the loop, can
create excessive ringing and oscillation. The G = +1 follower
topology has the highest loop bandwidth of any typical
configuration and, therefore, is the most vulnerable to the
effects of capacitance load.
A small resistor in series with the amplifier output and the
capacitive load mitigates the problem. Figure 46 plots the
recommended series resistance vs. capacitance for gains
of +1, +2, and +5.
60
0
10 10000
05614-050
CAPACITANCE LOAD (pF)
SERIES RESISTANCE (Ω)
50
40
30
20
10
100 1000
G = +1
G = +2
G = +5
Figure 46. Series Resistance vs. Capacitance Load
INPUT PROTECTION
The ADA4841-1/ADA4841-2 are fully protected from ESD
events, withstanding human body model ESD events of 2.5 keV
and charge device model events of 1 keV with no measured
performance degradation. The precision input is protected
with an ESD network between the power supplies and diode
clamps across the input device pair, as shown in Figure 47.
05614-006
VP
ESD
ESD
VEE
VCC
BIAS
TO REST OF AMPLIFIER
VN
ESD
ESD
Figure 47. Input Stage and Protection Diodes
For differential voltages above approximately 1.4 V, the diode
clamps start to conduct. Too much current can cause damage
due to excessive heating. If large differential voltages need to be
sustained across the input terminals, it is recommended that the
current through the input clamps be limited to below 150 mA.
Series input resistors sized appropriately for the expected
differential overvoltage provide the needed protection.
The ESD clamps start to conduct for input voltages more than
0.7 V above the positive supply and input voltages more than
0.7 V below the negative supply. It is recommended that the
fault current be limited to less than 150 mA if an overvoltage
condition is expected.
ADA4841-1/ADA4841-2
Rev. E | Page 16 of 20
The POWER DOWN pin is protected with ESD clamps,
as shown in . Voltages beyond the power supplies
cause these diodes to conduct. The guidelines for limiting the
overload current in the input protection section should also be
followed for the
Figure 48
POWER DOWN pin.
POWER-DOWN OPERATION
Figure 48 shows the ADA4841-1 power-down circuitry. If the
POWER DOWN pin is left unconnected, then the base of the
input PNP transistor is pulled high through the internal pull-up
resistor to the positive supply, and the part is turned on. Pulling
the POWER DOWN pin approximately 1.7 V below the positive
supply turns the part off, reducing the supply current to
approximately 40 μA.
05614-052
VCC
VEE
POWER DOWN
ESD
ESD
I
BIAS
TO
AMPLIFIER
BIAS
Figure 48. POWER DOWN Circuit
ADA4841-1/ADA4841-2
Rev. E | Page 17 of 20
APPLICATIONS INFORMATION
TYPICAL PERFORMANCE VALUES
To reduce design time and eliminate uncertainty Table 6
provides a convenient reference for typical gains, component
values, and performance parameters.
16-BIT ADC DRIVER
The combination of low noise, low power, and high speed
make the ADA4841-1/ADA4841-2 the perfect driver solution
for low power, 16-bit ADCs, such as the AD7685. Figure 50
shows a typical 16-bit single-supply application.
There are different challenges to a single-supply, high resolution
design, and the ADA4841-1/ADA4841-2 address these nicely.
In a single-supply system, a main challenge is using the
amplifier in buffer mode with the lowest output noise and
preserving linearity compatible with the ADC.
Rail-to-rail input amplifiers are usually higher noise than the
ADA4841-1/ADA4841-2 and cannot be used in this mode
because of the nonlinear region around the crossover point of
their input stages. The ADA4841-1/ADA4841-2, which have no
crossover region but have a wide linear input range from 100 mV
below ground to 1 V below positive rail, solve this problem, as
shown in Figure 50. The amplifier, when configured as a
follower, has a linear signal range from 0.25 V above the minus
supply voltage (limited by the amplifier’s output stage) to 1 V
below the positive supply (limited by the amplifier input stage).
A 0 V to +4.096 V signal range can be accommodated with a
positive supply as low as +5.2 V and a negative power supply of
−0.25 V. The 5.2 V supply also allows the use of a small, low
dropout, low temperature drift ADR364 reference voltage. If
ground is used as the amplifier negative supply, then note that at
the low end of the input range close to ground, the ADA4841-1/
ADA4841-2 exhibit substantial nonlinearity, as any rail-to-rail
output amplifier. The ADA4841-1/ADA4841-2 drive a one-
pole, low-pass filter. This filter limits the already very low noise
contribution from the amplifier to the AD7685.
RECONSTRUCTION FILTER
The ADA4841-1/ADA4841-2 can also be used as a reconstruction
filter at the output of DACs for suppression of the sampling
frequency. The filter shown in Figure 49 is a two-pole, 500 kHz
Sallen-Key LPF with a fixed gain of G = +1.6.
U1
C2
1320pF
R3
840Ω
INPUT
+5V 10μF
0.1μF
–5V
10μF
0.1μF
OUTPUT
05614-044
C1
1320pF
R2
249Ω
R1
249Ω
R4
499Ω
Figure 49. Two-Pole 500 kHz Reconstruction Filter Schematic
Setting the resistors and capacitors equal to each other greatly
simplifies the design equations for the Sallen-Key filter. The corner
frequency, or −3 dB frequency, can be described by the equation
112
1
C
R
fCπ
=
The quality factor, or Q, is shown in the equation
Q−
=3
1
For minimum peaking, set Q equal to 0.707.
The gain, or K, of the amplifier is
1+= R3
R4
K
Resistor values are kept low for minimal noise contribution,
offset voltage, and optimal frequency response.
AD7685
REF
GND
VDD
IN–
IN+
VIO
SDI
SCK
SDO
CNV
100nF
10μF
ADR364
33Ω
2.7nF
–0.25V
0V TO 4.096V
ADA4841
100nF
+5.2V
100nF
05614-060
Figure 50. ADC Driver Schematic
ADA4841-1/ADA4841-2
Rev. E | Page 18 of 20
Table 6. Recommended Values and Typical Performance
Gain RF (Ω) RG (Ω) −3 dB BW (MHz) Slew Rate (V/μs)
Peaking
(dB)
Output Noise ADA4841-1/
ADA4841-2 Only (nV/√Hz)
Total Output Noise
Including Resistors (nV/√Hz)
+1 0 N/A 77 12.5 0.9 2 2
+2 499 499 34 12.5 0.3 4 5.73
−1 499 499 38 12.5 0.4 4 5.73
+5 499 124 11 12 0 10 11.9
+10 499 54.9 5 12 0 20 21.1
+20 499 26.1 2.3 11.2 0 40 42.2
Capacitor selection is critical for optimal filter performance.
Capacitors with low temperature coefficients, such as NPO
ceramic capacitors, are good choices for filter elements. Figure 51
shows the filter response.
05614-043
0.03 10
FREQUENCY (MHz)
10.1
–40
GAIN (dB)
–35
–30
–25
–20
–15
–10
–5
0
5
Figure 51. Filter Frequency Response
LAYOUT CONSIDERATIONS
To ensure optimal performance, careful and deliberate attention
must be paid to the board layout, signal routing, power supply
bypassing, and grounding.
GROUND PLANE
It is important to avoid ground in the areas under and around
the input and output of the ADA4841-1/ADA4841-2. Stray
capacitance created between the ground plane and the input
and output pads of a device are detrimental to high speed
amplifier performance. Stray capacitance at the inverting input,
along with the amplifier input capacitance, lowers the phase
margin and can cause instability. Stray capacitance at the output
creates a pole in the feedback loop. This can reduce phase
margin and can cause the circuit to become unstable.
POWER SUPPLY BYPASSING
Power supply bypassing is a critical aspect in the performance
of the ADA4841-1/ADA4841-2. A parallel connection of
capacitors from each of the power supply pins to ground works
best. A typical connection is shown in Figure 49. Smaller value
capacitors offer better high frequency response where larger
value electrolytics offer better low frequency performance.
Paralleling different values and sizes of capacitors helps to
ensure that the power supply pins are provided a low ac impedance
across a wide band of frequencies. This is important for minimizing
the coupling of noise into the amplifier. This can be especially
important when the amplifier PSR is starting to roll off—the
bypass capacitors can help lessen the degradation in PSR
performance.
Starting directly at the ADA4841-1/ADA4841-2 power supply
pins, the smallest value capacitor should be placed on the same
side of the board as the amplifier, and as close as possible to the
amplifier power supply pin. The ground end of the capacitor
should be connected directly to the ground plane. Keeping the
capacitors’ distance short but equal from the load is important
and can improve distortion performance. This process should
be repeated for the next largest value capacitor.
It is recommended that a 0.1 μF ceramic 0508 case be used. The
0508 case size offers low series inductance and excellent high
frequency performance. A 10 μF electrolytic capacitor should be
placed in parallel with the 0.1 μF capacitor. Depending on the
circuit parameters, some enhancement to performance can be
realized by adding additional capacitors. Each circuit is different
and should be individually analyzed for optimal performance.
ADA4841-1/ADA4841-2
Rev. E | Page 19 of 20
OUTLINE DIMENSIONS
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AA
012407-A
0.25 (0.0098)
0.17 (0.0067)
1.27 (0.0500)
0.40 (0.0157)
0.50 (0.0196)
0.25 (0.0099) 45°
8°
0°
1.75 (0.0688)
1.35 (0.0532)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0040)
4
1
85
5.00 (0.1968)
4.80 (0.1890)
4.00 (0.1574)
3.80 (0.1497)
1.27 (0.0500)
BSC
6.20 (0.2441)
5.80 (0.2284)
0.51 (0.0201)
0.31 (0.0122)
COPLANARITY
0.10
Figure 52. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)
Dimensions shown in millimeters and (inches)
COMPLIANT TO JEDEC STANDARDS MO-187-AA
6°
0°
0.80
0.55
0.40
4
8
1
5
0.65 BSC
0.40
0.25
1.10 MAX
3.20
3.00
2.80
COPLANARITY
0.10
0.23
0.09
3.20
3.00
2.80
5.15
4.90
4.65
PIN 1
IDENTIFIER
15° MAX
0.95
0.85
0.75
0.15
0.05
10-07-2009-B
Figure 53. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters
COMPLIANT TO JEDEC STANDARDS MO-178-AB
121608-A
10°
4°
0°
SEATING
PLANE
1.90
BSC
0.95 BSC
0.60
BSC
65
123
4
3.00
2.90
2.80
3.00
2.80
2.60
1.70
1.60
1.50
1.30
1.15
0.90
0
.15 MAX
0
.05 MIN
1.45 MAX
0.95 MIN
0.20 MAX
0.08 MIN
0.50 MAX
0.30 MIN
0.55
0.45
0.35
PIN 1
INDICATOR
Figure 54. 6-Lead Small Outline Transistor Package [SOT-23]
(RJ-6)
Dimensions shown in millimeters
ADA4841-1/ADA4841-2
Rev. E | Page 20 of 20
2.54
2.44
2.34
111809-A
TOP VIEW
8
1
5
4
0.30
0.25
0.20
BOTTOM VIEW
PIN 1 INDEX
AREA
SEATING
PLANE
0.80
0.75
0.70
1.80
1.70
1.60
0.203 REF
0.05 MAX
0.02 NOM
0.50 BSC
EXPOSED
PAD
3.10
3.00 SQ
2.90
PIN1
INDICATOR
(R0.15)
FORPROPERCONNECTIONOF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION
OF THIS DATA SHEET.
COPLANARITY
0.08
0.50
0.40
0.30
COMPLIANT
TO
JEDEC STANDARDS MO-229-WEED
Figure 55. 8-Lead Lead Frame Chip Scale Package [LFCSP_WD]
3 mm × 3 mm Body, Very Very Thin, Dual Lead
(CP-8-11)
Dimensions shown in millimeters
ORDERING GUIDE
Model1 Temperature Range Package Description Package Option Ordering Quantity Branding
ADA4841-1YRZ −40°C to +125°C 8-Lead SOIC_N R-8 1
ADA4841-1YRZ-R7 −40°C to +125°C 8-Lead SOIC_N R-8 1,000
ADA4841-1YRZ-RL −40°C to +125°C 8-Lead SOIC_N R-8 2,500
ADA4841-1YRJZ-R2 −40°C to +125°C 6-Lead SOT-23 RJ-6 250 HQB
ADA4841-1YRJZ-R7 −40°C to +125°C 6-Lead SOT-23 RJ-6 3,000 HQB
ADA4841-1YRJZ-RL −40°C to +125°C 6-Lead SOT-23 RJ-6 10,000 HQB
ADA4841-2YRMZ −40°C to +125°C 8-Lead MSOP RM-8 1 HRB
ADA4841-2YRMZ-R7 −40°C to +125°C 8-Lead MSOP RM-8 1,000 HRB
ADA4841-2YRMZ-RL −40°C to +125°C 8-Lead MSOP RM-8 3,000 HRB
ADA4841-2YRZ −40°C to +125°C 8-Lead SOIC_N R-8 1
ADA4841-2YRZ-R7 −40°C to +125°C 8-Lead SOIC_N R-8 1,000
ADA4841-2YRZ-RL −40°C to +125°C 8-Lead SOIC_N R-8 2,500
ADA4841-2YCPZ-R2 −40°C to +125°C 8-Lead LFCSP_WD CP-8-11 250 HRB
ADA4841-2YCPZ-R7 −40°C to +125°C 8-Lead LFCSP_WD CP-8-11 1,500 HRB
ADA4841-2YCPZ-RL −40°C to +125°C 8-Lead LFCSP_WD CP-8-11 5,000 HRB
ADA4841-1YR-EBZ −40°C to +125°C Evaluation Board
ADA4841-1YRJ-EBZ −40°C to +125°C Evaluation Board
ADA4841-2YRM-EBZ −40°C to +125°C Evaluation Board
ADA4841-2YR-EBZ −40°C to +125°C Evaluation Board
1 Z = RoHS Compliant Part.
©2005–2010 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05614–0–12/10(E)