TP3404 TP3404 Quad Digital Adapter for Subscriber Loops (QDASL) Literature Number: SNOS703 TP3404 Quad Digital Adapter for Subscriber Loops (QDASL) General Description Features The TP3404 is a combination 4-line transceiver for voice and data transmission on twisted pair subscriber loops, typically in PBX line card applications. It is a companion device to the TP3401/2/3 DASL single-channel transceivers. In addition to 4 independent transceivers, a time-slot assignment circuit is included to support interfacing to the system backplane. 4 COMPLETE ISDN PBX 2-WIRE DATA TRANSCEIVERS INCLUDING: n Quad 2 B plus D channel interface for PBX "U" interface n 144 kb/s full-duplex on 1 twisted pair using Burst Mode Transmission Technique n Loop range up to 6 kft (#24AWG) n Alternate Mark Inversion coding with transmit Pulse Shaping DAC, Smoothing Filter, and scrambler for low emi radiation n Adaptive line equalizer n On-chip timing recovery, no external components n Programmable Time-Slot Assignment TDM interface for B channels n Separate interface for D channel with Programmable Sub-Slot Assignment n 4.096 MHz master clock n 4 loop-back test modes n MICROWIRETM compatible serial control interface n 5V operation n 28-pin PLCC package Each QDASL line operates as an ISDN "U" Interface for short loop applications, typically in a PBX environment, providing transmission for 2 B channels and 1 D channel. Full-duplex transmission at 144 kb/s is achieved on single twisted wire pairs using a burst-mode technique (Time Compression Multiplexed). All timing sequences necessary for loop activation and de-activation are generated on-chip. Alternate Mark Inversion (AMI) line coding is used to ensure low error rates in the presence of noise with lower emi radiation than other codes such as Biphase (Manchester). On #24 AWG cable the range is at least 1.8 km (6k ft.). Block Diagram 01192401 TRI-STATE (R) is a registered trademark of National Semiconductor Corporation. MICROWIRETM is a trademark of National Semiconductor Corporation. (c) 2004 National Semiconductor Corporation DS011924 www.national.com TP3404 Quad Digital Adapter for Subscriber Loops (QDASL) December 2004 TP3404 Absolute Maximum Ratings (Note 1) Current at Any Digital Output 50 mA If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Range -65C to +150C VDDA/VDDD to GNDA/GNDD Voltage at Any Li, Lo Pin Lead Temperature (Soldering, 10 sec.) 7V Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. VCC + 1V to GND - 1V 100 mA Current at Any Lo Voltage at Any Digital Input 300C VCC + 1V to GND - 1V Electrical Characteristics Unless otherwise specified, limits printed in BOLD characters are guaranteed for VCCA = VCCD = 5V 5%, TA = 0C to +70C. Typical characteristics are specified at VDDA = VDDD = 5.0V, TA = 25C. All signals are referenced to GND, which is the common of GNDA and GNDD Symbol Parameter Conditions Min Typ Max Units DIGITAL INTERFACES VIH Input High Voltage All Digital Inputs (DC) VIL Input Low Voltage All Digital Inputs (DC) VOH Output High Voltage IL = +1 mA 2 V 0.8 2.4 V V VOL Output Low Voltage IL = -1 mA 0.4 V IIL Input Low Current All Digital Input, GND < VIN < VIL -10 10 A IIH Input High Current All Digital Input, VIH < VIN < VCC -10 10 A IOZ Output Current in High Impedance (TRl-STATE (R) ) BO, CO, and DO -10 10 A LINE INTERFACES RLi Input Resistance 0V < VLi < VCC CLLo Load Capacitance From Lo to GND ROLS Output Resistance Load = 60 in Series with 2 F to GND VDC Mean DC Voltage at Lo Voltage at LS+, LS- Load = 200 in Series with 2 F to GND 20 k 1.75 200 pF 3 2.25 V POWER DISSIPATION ICC0 Power Down Current BCLK = 0 Hz; MCLK = 0 Hz, CCLK = 0 Hz 10 mA ICC1 Power Up Current All 4 Channels Activated 75 mA 1.5 Vpk TRANSMISSION PERFORMANCE Transmit Pulse Amplitude at Lo RL = 200 in Series with 2 F to GND 1.1 1.3 60 Input Pulse Amplitude at Li mVpk TIMING SPECIFICATIONS Symbol Parameter Conditions Min Typ Max Units MASTER CLOCK INPUT SPECIFICATIONS fMCLK Frequency of MCLK 4.096 -100 MHz Master Clock Tolerance Relative 2X MCLK in Slave +100 tWMH Period of MCLK High Measured from VIH to VIH 70 ppm tWML Period of MCLK Low Measured from VIL to VIL 70 tRM Rise Time of MCLK Measured from VIL to VIH 15 ns tFM Fall Time of MCLK Measured from VIH to VIL 15 ns 4.1 MHz ns ns DIGITAL INTERFACE TIMING fBCLK BCLK Frequency tWBH, Clock Pulse Width High Measured from VIH to VIH 70 tWBL and Low for BCLK Measured from VIL to VIL 70 tRB, Rise Time and Fall Time Measured from VIL to VIH 15 tFB of BCLK Measured from VIH to VIL 15 tHBM BCLK Transition to MCLK High or Low -30 tSFC Set up Time, FS Valid to BCLK Invalid 20 www.national.com 4.096 2 ns 30 4 ns ns ns (Continued) Unless otherwise specified, limits printed in BOLD characters are guaranteed for VCCA = VCCD = 5V 5%, TA = 0C to +70C. Typical characteristics are specified at VDDA = VDDD = 5.0V, TA = 25C. All signals are referenced to GND, which is the common of GNDA and GNDD Symbol Parameter Conditions Min Typ Max Units DIGITAL INTERFACE TIMING tHCF Hold Time, BCLK Low to FS Invalid 40 30 tSBC Setup Time, BI Valid to BCLK Invalid 30 11 ns tHCB Hold Time, BCLK Valid to BI Invalid 40 7 ns ns tSDC Setup Time, DI Valid to BCLK Low 30 ns tHCD Hold Time, BCLK Low to DI Invalid 40 ns tDCB Delay Time, BCLK High to BO Valid tDCBZ Delay Time, BCLK Low to BO High-Z tDCD Delay Time, BCLK High to DO valid tDCZ Delay Time, BCLK Low to DO High Impedance tDCT tZBT Load = 2 LSTTL + 100 pF 80 ns 120 ns 80 ns 120 ns Delay Time, BCLK High to TSB Low 120 ns Disable Time, BCLK Low to TSB High-Z 120 ns 2.1 MHz 80 Load = 2 LSTTL + 100 pF 40 MICROWIRE CONTROL INTERFACE TIMING fCCLK Frequency of CCLK tCH Period of CCLK High Measured from VIH to VIH 150 ns tCL Period of CCLK Low Measured from VIL to VIL 150 ns tSSC Setup Time, CS Low to CCLK High 50 ns tHCS Hold Time, CCLK High to CS Transition 40 ns tSIC Setup Time, CI Valid to CCLK High 50 ns tHCI Hold Time, CCLK High to CI Invalid 20 tDCO Delay Time, CCLK Low to CO Valid tDSOZ tDCIZ ns 80 ns Delay Time, CS High to CO High-Z 80 ns Delay Time, CCLK to INT High-Z 100 ns Note 2: For the purposes of this specification the following conditions apply a. All input signals are defined as VIL = 0.4V, VIH = 2.7V, tr < 10 ns, tf < 10 ns. b. Delay times are measured from the input signal Valid to the output signal Valid. c. Setup times are measured from the Data input Valid to the clock input Invalid. d. Hold times are measured from the clock signal Valid to the Data input Invalid. 3 www.national.com TP3404 Electrical Characteristics TP3404 Pin Descriptions Pin Pin No. Name Description 1 GNDA Analog Ground or 0V. All analog signals are referenced to this pin. 15 GNDD Digital Ground 0V. It must connect to GNDA with a shortest possible trace. This can be done directly underneath the part. 28 VDDA Positive power supply input to QDASL analog section. It must be 5V 5%. 16 VDDD Positive power supply input to QDASL digital section. It must be 5V 5%, and connect to VDDA with the shortest possible trace. This can be done directly underneath the part. 11 FS Frame Sync input: this signal is the 8 kHz clock which defines the start of the transmit and receive frames at the digital interfaces. 9 MCLK This pin is the 4.096 MHz Master Clock input, which requires a CMOS logic level clock from a stable source. MCLK must be synchronous with BCLK. 10 BCLK Bit Clock logic input, which determines the data shift rate for B and D channel data at the BI, BO, DI and DO pins. BCLK may be any multiple of 8 kHz from 256 kHz to 4.096 MHz, but must be synchronous with MCLK. 12 BI Time-division multiplexed input for B1 and B2 channel data to be transmitted to the 4 lines. Data on this pin is shifted in on the failing edge of BCLK into the B1 and B2 channels during the selected transmit time-slots. 13 BO Time-division multiplexed receive data output bus. B1 and B2 channel data from all 4 lines is shifted out on the rising edge of BCLK on this pin during the assigned receive time-slots. At all other times this output is TRI-STATE (high impedance). 14 TSB This pin is an open-drain output which is normally high impedance but pulls low during any active B channel receive time slots at the BO pin. 7 DI Time-division multiplexed input for D channel data to be transmitted to the 4 lines. Data on this pin is shifted in on the failing edge of BCLK into the D channel during the selected transmit sub-time-slots. 8 DO Time-division multiplexed output for D channel data received from the 4 lines. Data on this pin is shifted out on the rising edge of BCLK during the selected receive sub-time-slot. 19 CCLK Microwire Control Clock input. This clock shifts serial control information into CI and out from CO when the CS input is low, depending on the current instruction. CCLK may be asynchronous with the other system clocks. 21 CI Control data Input. Serial control information is shifted into the QDASL on this pin on the rising edges of CCLK when CS is low. 17 INT Interrupt request output, a latched output signal which is normally high impedance and goes low to indicate a change of status of any of the 4 loop transmission systems. This latch is cleared when the Status Register is read by the microprocessor. Bipolar Violation does not effect this output. 20 CO Control data Output. Serial control/status information is shifted out from the QDASL on this pin on the falling edges of CCLK when CS is low. 18 CS Chip Select input. When this pin is pulled low, the Microwire interface is enabled to allow control information to be written in to and out from the device via the CI and CO ins. When high, this pin inhibits the Microwire interface. 4 3 26 25 Lo0 Lo1 Lo2 Lo3 Line driver transmit outputs for the 4 transmission channels. Each output is an amplifier intended to drive a transformer. 5 2 27 24 Li0 Li1 Li2 Li3 Line receive amplifier inputs for the 4 transmission channels. Each Li pin is a self-biased high impedance input which should be connected to the transformer via the recommended line interface circuit. www.national.com 4 For full-duplex operation over a single twisted-pair, burst mode timing is used, with the QDASL end of each line acting as the loop timing master, and the DASL at the terminal being the timing slave (the QDASL transceivers cannot operate in loop timing slave mode). Each burst within a DASL line is initiated by the QDASL Master transmitting a start bit, for burst framing, followed by the B1, B2 and D channel data from 2 consecutive 8 kHz frames, combined in the format shown in Figure 1. During transmit bursts the receiver input for that channel is inhibited to avoid disturbing the adaptive circuits. The slave's receiver is enabled at this time and it synchronizes to the start bit of the burst, which is always an unscrambled "1" (of the opposite polarity to the last "1" sent in the previous burst). When the slave detects that 36 bits following the start bit have been received, it disables the received input, waits 6 line symbol periods to match the other end settling guard time, and then begins to transmit its burst back towards the master, which by this time has enabled its receiver input. The burst repetition rate is thus 4 kHz. 01192402 * Do not connect to this pin. Top View Order Number TP3404V See NS Package Number V28A LINE TRANSMIT SECTIONS Alternate Mark Inversion (AMI) line coding, in which binary "1"s are alternately transmitted as a positive pulse then a negative pulse, is used on each DASL line because of its spectral efficiency and null DC energy content. All transmitted bits, excluding the start bit, are scrambled by a 9-bit scrambler to provide good spectral spreading with a strong timing content. The scrambler feedback polynomial is: X9 + X5 + 1. Functional Description The QDASL contains 4 transceivers, each of which can interoperate with any of the TP340X family of single-channel DASL transceivers. Each QDASL transceiver has its own independent line transmit and receive section, timing recovery circuit, scrambler/descrambler and loop activation controller. Functions which are shared by the 4 transceivers include the Microwire control port and the digital interface with time-slot assignment. 01192403 FIGURE 1. Burst Mode Timing on the Line Pulse shaping is obtained by means of a Digital to Analog Converter followed by a Continuous Smoothing Filter, in order to limit RF energy and crosstalk while minimizing Inter-Symbol Interference (ISI). Figure 2 shows the pulse 5 www.national.com TP3404 BURST MODE OPERATION Connection Diagram TP3404 Functional Description ation and distortion caused by the transmission line an AGC circuit and first-order equalizer adapt to the received pulse shape, thus restoring a "flat" channel response with maximum received eye opening over a wide spread of cable attenuation characteristics. (Continued) shape at the Lo output, while a template for the typical power spectrum transmitted to the line with random data is shown in Figure 3. Each line-driver output, Lo0-Lo3, is designed to drive a transformer through a capacitor and termination resistor. A 1:1 transformer, terminated in 100, results in signal amplitude of typically 1.3 Vpk on the line. Over-voltage protection must be included in each interface circuit. From the equalized output a DPLL (Digital Phase-Locked Loop) recovers a low-jitter clock for optimum sampling of the received symbols. The MCLK input provides the reference clock for the DPLL at 4.096 MHz. Following detection of the recovered symbols, the received data is de-scrambled by the same X9 + X5 + 1 polynomial and presented to the digital system interface circuit. LINE RECEIVE SECTIONS The input of each receive section, Li0-Li3, consists of a continuous anti-alias filter followed by a switched-capacitor low-pass filter designed to limit the noise bandwidth with minimum intersymbol interference. To correct pulse attenu- When a transmission line is de-activated, a Line-Signal Detect Circuit is enabled to detect the presence of incoming bursts if the far-end starts to activate the loop. 01192404 FIGURE 2. Typical AMI Waveform at Lo www.national.com 6 TP3404 Functional Description (Continued) 01192405 FIGURE 3. Typical AMI Transmit Spectrum Measured at LO Output (With RGB = 100 Hz) MICROWIRE CONTROL INTERFACE A serial interface, which can be clocked independently from the B and D channel system interfaces, is provided for microcontroller access to the time-slot assignment, Control and Status Registers in the QDASL. The microcontroller is normally the timing master of this interface, and it supplies the CCLK and CS signals. All data transfers consist of simultaneous read and write cycles, in which 2 continuous bytes are sampled on the CI pin, at the same time as 2 bytes are shifted out from the CO pin, see Figure 6. The first byte is a register address and the second is the data. To initiate a Microwire read/write cycle, CS must be pulled low for 16 cycles of CCLK. Data on CI is sampled on rising edges of CCLK, and shifted out from CO on failing edges. When CS is high, the CO pin is in the high-impedance TRI-STATE, enabling the CO pins of many devices to be multiplexed together. Whenever a change (except Bipolar Violation) in any of the QDASL status conditions occurs, the Interrupt output INT is pulled low to alert the microprocessor to initiate a read cycle of the Status Register. This latched output is cleared when the read cycle is initiated. Table 1 lists the address map of control functions and status indicators. Table 2 lists the addresses for the Control Registers for each QDASL line. Even-numbered addresses are read-write cycles, in which the data returned by the CO pin is previous contents of the addressed register. Odd-numbered addresses are readback commands only. ACTIVATION AND LOOP SYNCHRONIZATION Activation (i.e. power-up and loop synchronization) may be initiated from either end of the loop. If the master (QDASL) end is activating the loop, it sends normal bursts of scrambled "1"s which are detected by the slave's line-signaldetect circuitry. The slave then replies with bursts of scrambled "1"s synchronized to the received bursts, and the Framing Detection circuit at each end searches for 4 consecutive correctly formatted receive bursts to acquire full loop synchronization. The QDASL receiver indicates when it is correctly in sync with received bursts by setting an indication in the Status Register and pulling the INT pin low. For the slave end to initiate activation, it begins transmission of alternate bursts i.e., the burst repetition rate is 2 kHz, not 4 kHz. At this point the slave is running from its local oscillator and is not receiving any sync information from the master. When the master's Line-Signal Detect Circuit recognizes this "wake-up" signal, the appropriate QDASL line must be activated by writing to the Control Register. The master begins to transmit bursts synchronized, as normal, to the FS input with a 4 kHz repetition rate. This enables the slave's receiver to correctly identify burst timing from the master and to re-synchronize its own burst transmissions to those it receives. The Framing Detection Circuits then acquire full loop sync as described earlier. Loop synchronization is considered to be lost if the Framing Detection Circuit does not find four framing marks of the four consecutive 4 kHz line frames. At this point an indication is set in the Status Register, the INT output is pulled low, and the receiver searches to re-acquire loop sync. 7 www.national.com TP3404 Functional Description (Continued) Address (Hex) TABLE 1. Global Register Address Map Address Registers (Hex) 00-0F LINE 0 Control (TSX,TSR,CTRL) 10-1F LINE 1 Control (TSX,TSR,CTRL) 20-2F LINE 2 Control (TSX,TSR,CTRL) Registers 30-3F LINE 3 Control (TSX,TSR,CTRL) 40-CF Not used FF Common Status Register for all lines (0-3). See Table 6 TABLE 2. Per Line Control Register Address Map Byte 1 Function MSB Nibble (Note 3) 7 6 5 LSB Nibble 4 Byte 2 (Note 4) 3 2 1 0 Write TSXD Register N 0 0 0 0 See Table 5 Read TSXD Register N 0 0 0 1 See Table 5 Write TSXB1 Register N 0 0 1 0 See Table 4 Read TSXB1 Register N 0 0 1 1 See Table 4 Write TSXB2 Register N 0 1 0 0 See Table 4 Read TSXB2 Register N 0 1 0 1 See Table 4 Write TSRD Register N 0 1 1 0 See Table 5 Read TSRD Register N 0 1 1 1 See Table 5 Write TSRB1 Register N 1 0 0 0 See Table 4 Read TSRB1 Register N 1 0 0 1 See Table 4 Write TSRB2 Register N 1 0 1 0 See Table 4 Read TSRB2 Register N 1 0 1 1 See Table 4 Write Line Control Register (CTR L) N 1 1 1 0 See Table 3 Read Line Control Register (CTRL) N 1 1 1 1 See Table 3 Note 3: N = 0, 1, 2, or 3 in straight Binary notation for Line 0, 1, 2, or 3 respectively. Note 4: Bit 7 of bytes 1 and 2 is always the first bit clocked into or out from the CI and CO pins. LINE CONTROL REGISTERS CTRLN Each of the 4 transceivers has a Line Control Register, CTRL0-CTRL3, which provides for control of loop activation, Ioopbacks, Interrupt enabling and D channel interface enabling. Table 3 lists the functions. LOOPBACKS Four different loopbacks can be set for each line. They are enabled and disabled by setting the corresponding bits in the Control Register, see Table 3. In addition, a line must be activated to see the effect of loopback commands. POWER ON INITIALIZATION Following the initial application of power, the QDASL enters the power-down (de-activated) state, in which all the internal circuits are inactive and in a low power state except for a Line-Signal Detect Circuit for each of the 4 lines, and the necessary bias circuits. The 4 line outputs, Lo0-Lo3, are in a high impedance state and all digital outputs are inactive. All bits in the Line Control Registers power-up initially set to "0". While powered-down, each Line-Signal Detect Circuit continually monitors its line, to detect if the far-end initiates loop transmission. POWER-UP/DOWN CONTROL To power-up the device and initiate activation, bit C7 in any of the 4 Line Control Registers must be set high, see Table 3. Setting C7 low de-activates the loop, or puts the channel in power-down state. During power-down state, internal register data is retained, and still can be accessed. www.national.com 1. 2B+D Line Loopback When bit 5 is set to 1, this loop will transfer all three channels, B1, B2 and D, that are received at the Li pin back to the Lo pin. Data out on BO/DO is still the same as received at the Li input. 2. B1 Line Loopback When bit 4 is set high, the loop path is the same as (1) but only data on the B1 channel is looped back to the line. Transmit data in the B2 and D channels is from the Bi/DI pins. 3. B2 Line Loopback As (2) but for the B2 channel. 4. 2B+D Digital Loopback This loop will transfer all data (2B+D) received at BI/DI back to BO/DO. The data is also transmitted to the line. TIME-SLOT ASSIGNMENT The digital interface of the QDASL uses time-division multiplexing, with data framed in up to 64 possible 8-bit time-slots per 125 s frame. Channels B1 and B2 for all 4 lines are clocked in (towards the line) at the BI pin and clocked out (from the line) at the BO pin. A separate port is provided for 8 For each of the 4 QDASL lines there are 6 Time-Slot Assignment control registers, one each for transmit and receive B1, B2 and D channels. Selection of time-slots for transmit data into the BI or DI pin is made by writing the timeslot number (in Hex notation) into the appropriate TSX register. TSXB1 is the time-slot assignment for the transmit B1, TSXB2 is the time-slot assignment register for the transmit B2 channel and TSXD is the sub-slot assignment register for the transmit D channel. (Continued) the D channel data for all 4 lines, which is clocked in on DI and out on DO. In addition to time-slot assignment, D channel data may be assigned into 2-bit sub-slots within each time slot, with up to 256 sub-slots per frame (with BCLK = 4.096 MHz). Each frame starts with the first positive edge of BCLK after the FS signal goes high, and counting of timeslots starts from zero at the beginning of the frame. Figure 4 shows the timing, with some example time-slot assignments. TABLE 3. Byte 2 of Control Register (CTRLN) Bit Number 7 6 5 4 3 Function 2 1 0 0 Deactivate Line 1 Activate Line 0 Disable Digital Loopback 1 Enable 2B+D Digital Loopback 0 Disable Line Loopback 1 Enable 2B+D Line Loopback 0 Disable B1 Line Loopback 1 Enable B1 Line Loopback 0 Disable B2 Line Loopback 1 Enable B2 Line Loopback 0 Disable Interrupt from this Line 1 Enable Interrupt from this Line 0 D Channel enabled from DO to Line 1 D Channel disabled from DO to Line In the same manner the time-slot number should be written into the appropriate TSR registers for receive data at the BO and DO pins. TSRB1 is the time-slot assignment for the receive B1 channel, TSRB2 is the time-slot assignment register for the receive B2 channel and TSRD is the sub-slot assignment register for the receive D channel. Whenever any receive time-slot is active at BO, the TSB output is also pulled low. 0 D Channel enabled from Line to DI 1 D Channel disabled from Line to DI BITS 5-0: TS5-TS0 These bits define the binary number of the time-slot selected. Time-slots are numbered from 0-63. The frame sync signal is used as marker pulses for the beginning of time slot 0. TABLE 4. Byte 2 of Register TSXB1, TSXB2, TSRB1 or TSRB2 for B Channel Time-Slot Assignment REGISTERS TSXB1, TSXB2, TSRB1, TSRB2 The data format for all B channel time-slot assignment registers is shown in Table 4. Bit Number and Name 7 EB BIT 7 TRANSPARENCY CONTROL: EB This bit enables or disables data transparency between the digital interface and the line interface for the selected channel. EB = 0 disables the channel. EB = 1 enables the channel. When the transmit direction (towards the line) is disabled there will be all "ONE's" (scrambled) as data for this channel at the Lo pin. If the receive direction (from the line) is disabled, BO will stay high impedance for the programmed time slot while, if it is enabled, data out on BO in the assigned time slot is the data from Li. 6 5 4 3 2 1 Function 0 X TS5 TS4 TS3 TS2 TS1 TS0 0 X 1 X X X X X X Assign One Binary Coded Time-Slot from 0-63 X Disable B1 and/or B2 Enable B1 and/or B2 Note 5: If two B channels are erroneously assigned to the same time-slot, data out on Bo is not valid while data out on Lo is valid. REGISTERS TXD, TRD The data format for all D channel time-slot assignment registers is as follows: Data transparency between the digital interface and the line interface for the D channels can be controlled via the Channel Control Register, see Table 3. 9 www.national.com TP3404 Functional Description TP3404 Functional Description (Continued) BITS 7-0: TS7-TS0 These bits define the binary number of the sub-slot selected. Sub-slots are numbered from 0-255. The frame sync signal is used as marker pulses for the beginning of Sub-slot 0. TABLE 5. Byte 2 of Register TSXD or TSRD for D Channel Time-Slot Assignment Bit Number and Name 7 6 5 4 3 2 1 0 SS SS SS SS SS SS SS SS 7 6 5 4 3 2 1 0 Assign One Binary Coded Sub-Slot from 0-255 for D Channel 01192406 FIGURE 4. QDASL Digital Interface Timing TABLE 6. Status Register Functions Byte 2 6 0 0 Line 3: deactivated 0 1 Line 3: line signal present but not in sync 1 0 Line 3: activated, bipolar violation (Note 6) 1 1 Line 3: activated, no bipolar violation www.national.com 5 4 3 Indication 7 2 1 0 0 0 Line 2: deactivated 0 1 Line 2: line signal present but not in sync 1 0 Line 2: activated, bipolar violation (Note 6) 1 1 Line 2: activated, no bipolar violation 0 0 Line 1: deactivated 0 1 Line 1: line signal present but not in sync 1 0 Line 1: activated, bipolar violation (Note 6) 10 TP3404 Functional Description (Continued) TABLE 6. Status Register Functions (Continued) Byte 2 7 6 5 4 Indication 3 2 1 1 1 0 Line 1: activated, no bipolar violation 0 0 Line 0: deactivated 0 1 Line 0: line signal present but not in sync 1 0 Line 0: activated, bipolar violation (Note 6) 1 1 Line 0: activated, no bipolar violation Note 6: Bipolar Violation does not cause an Interrupt. STATUS REGISTER To minimize noise sources, the VDDA and VDDD pins should be connected together via the shortest possible trace; likewise the GNDA and GNDD pins must be connected together. These two connections can be done directly underneath the part. All other ground connections to each device should meet at a common point as close as possible to the GNDD pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. A power supply decoupling capacitor of 0.1 F should be connected from this common point to VDDD as close as possible to the device pins. Figure 5 shows a typical 4 line application of the QDASL. The current list of suitable commercial transformers is: Status information for all 4 channels may be read from the common Status Register by addressing location X'FF. 2 bits per line are coded as shown in Table 6. A change in the status of 1 or more lines is indicated by the INT pin being pulled low, provided bit 2 of the corresponding control register is set to "ONE" to enable the interrupt for that line. BIPOLAR VIOLATION DETECTOR On an activated line, whenever a line error is received there will be a violation of the AMI coding rule. This is reported by setting the code 10 for that line. The violation indication is cleared to 11 after a read of the Status Register. As an example of the interpretation of the Status Register contents, if the byte 2 read back from the Status Register =00111001 (=X'39), this indicates the following status of the 4 lines: line 3 is deactivated; line 2 is in sync with no error since the last read cycle; line 1 is in sync but there has been 1 or more errors since the last read cycle of the Status Register; line 0 is receiving a line signal but the line transmission is not synchronized. Schott Corporation (Nashville); Phone 615-889-8800. Part numbers: 67110850 (dry); 67110860 (50 mA DC). Pulse Engineering (San Diego); Phone 619-674-8100. Part number: TBD. Note that the Zener diode protection shown in Figure 8 is only intended as secondary protection for inside wiring applications; primary protection is also necessary. Further information can be found in the datasheet for the TP3401/2/3 DASL devices and in Application Note AN-509 "Using the TP3401/2/3 ISDN PBX Transceivers". Applications Information POWER SUPPLIES While the pins of the TP3404 QDASL device are well protected against electrical misuse, it is recommended that the standard CMOS practice of applying GND to the device before any other connections are made should always be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, an extra long ground pin on the connector should be used. 11 www.national.com TP3404 Applications Information (Continued) 01192407 FIGURE 5. Typical Application www.national.com 12 TP3404 Applications Information (Continued) 01192408 FIGURE 6. Microwire Control Interface Timing Details 01192409 FIGURE 7. B Channel Digital Interface Details 13 www.national.com TP3404 Applications Information (Continued) 01192410 FIGURE 8. D-Channel Digital Interface Timing Details www.national.com 14 TP3404 Quad Digital Adapter for Subscriber Loops (QDASL) Physical Dimensions inches (millimeters) unless otherwise noted Plastic Chip Carrier (V) Order Number TP3404V NS Package Number V28A National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. For the most current product information visit us at www.national.com. LIFE SUPPORT POLICY NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. BANNED SUBSTANCE COMPLIANCE National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ``Banned Substances'' as defined in CSP-9-111S2. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Francais Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP(R) Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2011, Texas Instruments Incorporated