June 2015
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9
FAN23SV60 — 10 A Synchronous Buck Regulator
FAN23SV60
10 A Synchronous Buck Regulator
Features
VIN Range: 7 V to 24 V Using Internal Linear
Regulator for Bias
VIN Range: 4.5 V to 5.5 V with VIN/PVIN/PVCC
Connected to Bypass Internal Regulator
High Efficiency: Over to 96% Peak
Continuous Output Current: 10 A
MOSFETs RDS,ON (Typical): HS: 12.2 mΩ,
LS: 2.88 mΩ
Internal Linear Bias Regulator
Accurate Enable facilitates VIN UVLO Functionality
PFM Mode for Light-Load Efficiency
Excellent Line and Load Transient Response
Precision Reference: ±1% Over Temperature
Output Voltage Range: 0.6 to 5.5 V
Programmable Frequency: 200 kHz to 1.5 MHz
Programmable Soft-Start
Low Shutdown Current
Adjustable Sourcing Current Limit
Internal Boot Diode
Thermal Shutdown
Halogen and Lead Free, RoHS Compliant
Applications
Mainstream Notebooks
Servers and Desktop Computers
Game Consoles
Telecommunications
Storage
Base Stations
Description
The FAN23SV60 is a highly efficient synchronous buck
regulator. The regulator is capable of operating with an
input range from 7 V to 24 V and supporting up to 10 A
continuous load currents.
The FAN23SV60 utilizes Fairchild’s constant on-time
control architecture to provide excellent transient
response and to maintain a relatively constant switching
frequency. This device utilizes Pulse Frequency
Modulation (PFM) mode to maximize light-load
efficiency by reducing switching frequency when the
inductor is operating in discontinuous conduction mode
at light loads, while clamping the minimum frequency
above the audible range with ultrasonic mode.
Switching frequency and over-current protection can
be programmed to provide a flexible solution for
various applications. Output over-voltage, under-
voltage, over-current, and thermal shutdown protections
help prevent damage to the device during fault
conditions. After thermal shutdown is activated, a
hysteresis feature restarts the device when normal
operating temperature is reached.
Ordering Information
Part Number
Configuration
Operating
Temperature Range
Output
Current (A)
Package
FAN23SV60MPX
PFM with Ultrasonic Mode
-40 to 125°C
10
34-Lead, PQFN,
5.5 mm x 5.0 mm
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 2
FAN23SV60 — 10 A Synchronous Buck Regulator
Typical Application Diagrams
Figure 1. Typical Application with VIN = 19 V
R2
1.5kΩ
C4
0.1µF
C5
100pF
L1
0.72µH
R5 1.62kΩ
C10
2.2µF
C9
0.1µF
R11
10Ω
R9
54.9kΩ
C3
0.1µF
CIN
3x10µF
R3
10kΩ
COUT
6x47µF
VIN = 5V
VOUT = 1.2V
IOUT=0-10A
C7
15nF
R4
10kΩ
PVIN
PGND
SW
PVCC
VCC
EN
ILIM
AGND
FREQ
BOOT
SOFT START
FB
VIN
CIN
0.1µF
FAN23SV60
Ext
EN
PGOOD
Figure 2. Typical Application with VIN = 5 V
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 3
FAN23SV60 — 10 A Synchronous Buck Regulator
Functional Block Diagram
Control
Logic
PVCC
PVCC
VCC
Modulator
VCC
Thermal
Shutdown
2nd Level OVP
Comparator
1st Level OVP
Comparator
Under-Voltage
Comparator
FB
Comparator
Current Limit
Comparator
PFM
Comparator
HS Gate
Driver
LS Gate
Driver
VREF
x1.2
x1.1
x0.9
VCC
Linear
Regulator
VCC UVLO
PVCC
SW
PGNDILIM
PGOOD
FREQ
FB
SS
VCC
PVCC
VIN BOOT PVIN
AGND
VCC
EN ENABLE
10µA
10µA
1.26V/1.14V
Figure 3. Block Diagram
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 4
FAN23SV60 — 10 A Synchronous Buck Regulator
Pin Configuration
9
34
17
26 18
27
10
8
72 3 6
5
4
16
15
14
13
12
11
192021
22232425
33
28
29
30
31
32
PGND
PGND
PGND
PGND
PVIN
PVIN
SW
SW
SW
SW
SW
SW
AGND
SW
VCC
PVCC
ILIM
FB
NC
NC
NC
SS
EN
FREQ
PGOOD
PVIN
PVIN
PVIN
PVIN
PVIN
AGND
BOOT
SW
VIN
AGND
(P1)
PVIN
(P2)
SW
(P3)
1
PVIN
AGND
PVIN
PVIN
PVIN
PVIN
PVIN
SW
SW
SW
SW
SW
SW
PGND
PGND
PGND
PGND
SW
VCC
PVCC
ILIM
FB
NC
NC
NC
SS
EN
FREQ
PGOOD
AGND
BOOT
SW
VIN
PVIN
1
9
10
27
26
18
17
34
2
38 7 4
5
6
28
29
30
31
32
33
19 20 21 22 23 24 25
11
16
15
14
13
12
Figure 4. Pin Assignments (Bottom View)
Figure 5. Pin Assignments (Top View)
Pin Definitions
Name
Pad / Pin
Description
PVIN
P2, 5-11
Power input for the power stage
VIN
1
Power input to the linear regulator; used in the modulator for input voltage feed-forward
PVCC
25
Power output of the linear regulator; directly supplies power for the low-side gate driver
and boot diode. Can be connected to VIN and PVIN for operation from 5 V rail.
VCC
26
Power supply input for the controller
PGND
18-21
Power ground for the low-side power MOSFET and for the low-side gate driver
AGND
P1, 4, 23
Analog ground for the analog portions of the IC and for substrate
SW
P3, 2, 12-17, 22
Switching node; junction between high-and low-side MOSFETs
BOOT
3
Supply for high-side MOSFET gate driver. A capacitor from BOOT to SW supplies the
charge to turn on the N-channel high-side MOSFET. During the freewheeling interval
(low-side MOSFET on), the high-side capacitor is recharged by an internal diode
connected to PVCC.
ILIM
24
Current limit. A resistor between ILIM and SW sets the current limit threshold.
FB
27
Output voltage feedback to the modulator
EN
29
Enable input to the IC. Pin must be driven logic high to enable, or logic low to disable.
SS
31
Soft-start input to the modulator
FREQ
32
On-time and frequency programming pin. Connect a resistor between FREQ and
AGND to program on-time and switching frequency.
PGOOD
30
Power good; open-drain output indicating VOUT is within set limits.
NC
28, 33-34
Leave pin open or connect to AGND.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 5
FAN23SV60 — 10 A Synchronous Buck Regulator
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
Parameter
Conditions
Min.
Max.
Unit
VPVIN
Power Input
Referenced to PGND
-0.3
30.0
V
VIN
Modulator Input
Referenced to AGND
-0.3
30.0
V
VBOOT
Boot Voltage
Referenced to PVCC
-0.3
30.0
V
Referenced to PVCC, <20 ns
-0.3
33.0
V
VSW
SW Voltage to GND
Referenced to PGND, AGND
-1
30.0
V
Referenced to PGND, AGND < 20 ns
-5
30.0
V
VBOOT
Boot to SW Voltage
Referenced to SW
-0.3
6.0
V
Boot to PGND
Referenced to PGND
-0.3
30
V
VPVCC
Gate Drive Supply Input
Referenced to PGND, AGND
-0.3
6.0
V
VVCC
Controller Supply Input
Referenced to PGND, AGND
-0.3
6.0
V
VILIM
Current Limit Input
Referenced to AGND
-0.3
6.0
V
VFB
Output Voltage Feedback
Referenced to AGND
-0.3
6.0
V
VEN
Enable Input
Referenced to AGND
-0.3
6.0
V
VSS
Soft Start Input
Referenced to AGND
-0.3
6.0
V
VFREQ
Frequency Input
Referenced to AGND
-0.3
6.0
V
VPGOOD
Power Good Output
Referenced to AGND
-0.3
6.0
V
ESD
Electrostatic Discharge
Human Body Model, JESD22-A114(1)
2000
V
Charged Device Model, JESD22-C101(2)
2500
V
TJ
Junction Temperature
+150
°C
TSTG
Storage Temperature
-55
+150
°C
Note:
1. Exception for FB pin up to 350V
2. Exception for FB pin up to 500V
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to Absolute Maximum Ratings.
Symbol
Parameter
Conditions
Min.
Max.
Unit
VPVIN
Power Input
Referenced to PGND
7
24
V
VIN
Modulator Input
Referenced to AGND
7
24
V
TJ
Junction Temperature
-40
+125
°C
ILOAD
Load Current
TA=25°C, No Airflow
15
A
VPVIN, VIN , VPVCC
PVIN, VIN, and Gate Drive
Supply Input
VPVIN, VIN , VPVCC Connected for 5 V
Rail Operation and Referenced to
PGND, AGND
4.5
5.5
V
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 6
FAN23SV60 — 10 A Synchronous Buck Regulator
Thermal Characteristics
The thermal characteristics were evaluated on a 4-layer pcb structure (1 oz/1 oz/1 oz/1 oz) measuring 7 cm x 7 cm).
Symbol
Parameter
Typical
Unit
JA
Thermal Resistance, Junction-to-Ambient
35
°C/W
ψJC
Thermal Characterization Parameter, Junction-to-Top of Case
2.7
°C/W
ψJPCB
Thermal Characterization Parameter, Junction-to-PCB
2.3
°C/W
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 7
FAN23SV60 — 10 A Synchronous Buck Regulator
Electrical Characteristics
Unless otherwise noted; VIN=12 V, VOUT=1.2 V, and TA=TJ = -40 to +125°C. (5)
Symbol
Parameter
Condition
Min.
Typ.
Max.
Unit
Supply Current
IVIN,SD
Shutdown Current
EN=0 V
16
µA
IVIN,Q
Quiescent Current
EN=5 V, Not Switching
1.8
mA
IVIN,GateCharge
Gate Charge Current
EN=5 V, fSW=500 kHz
14
mA
Linear Regulator
VREG
Regulator Output Voltage
4.75
5.00
5.25
V
IREG
Regulator Current Limit
60
mA
Reference, Feedback Comparator
VFB
FB Voltage Trip Point
590
596
602
mV
IFB
FB Pin Bias Current
-100
0
100
nA
Modulator
tON
On-Time Accuracy
RFREQ=56.2 k, VIN=10 V,
tON=250 ns, No Load
-20
20
%
tOFF,MIN
Minimum SW Off-Time
320
374
ns
tON,MIN
Minimum SW On-Time
45
ns
DMIN
Minimum Duty Cycle
FB=1 V
0
%
fMINF
Minimum Frequency Clamp
18.2
25.4
32.7
kHz
Soft-Start
ISS
Soft-Start Current
SS=0 V
7
10
13
µA
tON,SSMOD
Soft-Start On-Time Modulation
SS<0.6 V
25
100
%
VSSCLAMP,NOM
Nominal Soft-Start Voltage Clamp
VFB=0.6 V
400
mV
VSSCLAMP,OVL
Soft-Start Voltage Clamp in Overload
Condition
VFB=0.3 V, OC Condition
40
mV
PFM Zero-Crossing Detection Comparator
VOFF
ZCD Offset Voltage
TA=TJ=25°C
-6
0
mV
Current Limit
ILIM
Valley Current Limit Accuracy
TA=TJ=25°C, IVALLEY=7 A
-10
10
%
KILIM
ILIM Set-Point Scale Factor
149
ILIMTC
Temperature Coefficient
4000
ppm/°C
Enable
VTH+
Rising Threshold
1.11
1.26
1.43
V
VHYST
Hysteresis
122
mV
VTH-
Falling Threshold
1.00
1.14
1.28
V
VENCLAMP
Enable Voltage Clamp
IEN=20 µA
4.3
4.5
V
IENCLAMP
Clamp Current
24
µA
IENLK
Enable Pin Leakage
EN=1.2 V
100
nA
IENLK
Enable Pin Leakage
VEN=5 V
76
µA
UVLO
VON
VCC Good Threshold Rising
4.4
V
VHYS
Hysteresis Voltage
160
mV
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 8
FAN23SV60 — 10 A Synchronous Buck Regulator
Electrical Characteristics
Unless otherwise noted; VIN=12 V, VOUT=1.2 V, and TA=TJ = -40 to +125°C. (5)
Symbol
Parameter
Condition
Min.
Typ.
Max.
Unit
Fault Protection
VUVP
PGOOD UV Trip Point
On FB Falling
86
89
92
%
VVOP1
PGOOD OV Trip Point
On FB Rising
108
111
115
%
VOVP2
Second OV Trip Point
On FB Rising; LS=On
118
122
125
%
RPGOOD
PGOOD Pull-Down Resistance
IPGOOD=2 mA
125
Ω
tPG,SSDELAY
PGOOD Soft-Start Delay
0.82
1.42
2.03
ms
IPG,LEAK
PGOOD Leakage Current
1
µA
Thermal Shutdown
TOFF
Thermal Shutdown Trip Point(3)
155
°C
THYS
Hysteresis(3)
15
°C
Internal Bootstrap Diode
VFBOOT
Forward Voltage
IF=10 mA
0.6
V
IR
Reverse Leakage
VR=5 V
1000
µA
MOSFETs
RDS,ON,HS
Drain to Source On Resistance(4)
VGS=5 V, ID=30 A,
TA=25°C
12.2
mΩ
RDS,ON.LS
Drain to Source On Resistance(4)
VGS=5 V, ID=30 A,
TA=25°C
2.88
mΩ
Notes:
3. Guaranteed by design; not production tested.
4. Typical RDS,ON value is provided for reference only, and is derived from discrete MOSFET data.
5. Device is 100% production tested at TA=25°C. Limits over that temperature are guaranteed by design.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 9
FAN23SV60 — 10 A Synchronous Buck Regulator
Typical Performance Characteristics
Tested using evaluation board circuit shown in Figure 1 with VIN=19 V, VOUT=1.2 V, fSW=500 kHz, TA=25°C, and no
airflow; unless otherwise specified.
Figure 6. Efficiency vs. Load Current with VIN=19 V
and fSW=500 kHz
Figure 7. Efficiency vs. Load Current with VIN=12 V
and fSW=500kHz
Figure 8. Efficiency vs. Load Current with VIN=19 V
and VOUT=1.2 V
Figure 9. Efficiency vs. Load Current with VIN=12 V
and VOUT=1.2 V
Figure 10. Case Temperature Rise vs. Load Current
on 4 Layer PCB, 1 oz Copper, 7 cm x 7 cm
Figure 11. Case Temperature Rise vs. Load Current
on 4 Layer PCB, 1 oz Copper, 7 cm x 7 cm
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10
Efficiency (%)
Load Current (A)
19VIN_1.05VOUT_500KHZ_0.72UH
19VIN_1.2VOUT_500KHZ_0.72UH
19VIN_3.3VOUT_500KHZ_1.8UH
19VIN_5VOUT_500KHZ_1.8UH
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10
Efficiency (%)
Load Current (A)
12VIN_1.05VOUT_500KHZ_0.72UH
12VIN_1.2VOUT_500KHZ_0.72UH
12VIN_3.3VOUT_500KHZ_1.2UH
12VIN_5VOUT_500KHZ_1.8UH
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10
Efficiency (%)
Load Current (A)
19VIN_1.2VOUT_300KHZ_1.2UH
19VIN_1.2VOUT_500KHZ_0.72UH
19VIN_1.2VOUT_1MHZ_0.4UH
19VIN_1.2VOUT_1.5MHZ_0.23UH
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10
Efficiency (%)
Load Current (A)
12VIN_1.2VOUT_300KHZ_1.2UH
12VIN_1.2VOUT_500KHZ_0.72UH
12VIN_1.2VOUT_1MHZ_0.4UH
12VIN_1.2VOUT_1.5MHZ_0.23UH
0
10
20
30
40
50
60
70
80
90
0 5 10 15
Case Temperarture Rise (⁰C)
Load Current (A)
19VIN_1.2VOUT_1.5MHz_0.23uH
19VIN_1.2VOUT_1MHz_0.4uH
19VIN_1.2VOUT_500kHz_0.72uH
0
10
20
30
40
50
60
70
80
0 5 10 15
Case Temperature Rise (⁰C)
Load Current (A)
19VIN_1.2VOUT_1.5MHz_0.23uH
19VIN_1.2VOUT_1MHz_0.4uH
19VIN_1.2VOUT_500kHz_0.72uH
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 10
FAN23SV60 — 10 A Synchronous Buck Regulator
Typical Performance Characteristics
Tested using evaluation board circuit shown in Figure 1 with VIN=19 V, VOUT=1.2 V, fSW=500 kHz, TA=25°C, and no
airflow; unless otherwise specified.
Figure 12. Load Regulation
Figure 13. Line Regulation
Figure 14. Startup Waveforms with 0 A Load Current
Figure 15. Startup Waveforms with 10 A Load Current
Figure 16. Shutdown Waveforms with 10 A
Load Current
Figure 17. Startup Waveforms with Pre-Bias
Voltage on Output
1.188
1.192
1.196
1.2
1.204
1.208
1.212
0 2 4 6 8 10
Output Voltage (V)
Load Current (A)
12VIN_1.2VOUT
19VIN_1.2VOUT
1.188
1.192
1.196
1.2
1.204
1.208
1.212
7 9 11 13 15 17 19 21 23 25
Output Voltage (V)
Input Voltage (V)
0A_1.2VOUT[V]
10A_1.2VOUT[V]
EN (5V/div)
Soft Start (0.5V/div)
VOUT (0.5V/div)
PGOOD (5V/div)
VIN=19V
IOUT=0A
Time (500µs/div)
EN (5V/div)
Soft Start (0.5V/div)
VOUT (0.5V/div)
PGOOD (5V/div)
VIN=19V
IOUT=10A
Time (500µs/div)
EN (5V/div)
Soft Start (0.5V/div)
VOUT (0.5V/div)
PGOOD (5V/div)
VIN=19V
IOUT=10A
Time (200µs/div)
EN (5V/div)
Soft Start (0.5V/div)
VOUT (0.5V/div)
PGOOD (5V/div)
VIN=19V
IOUT=0A
Vout Prebias
Time (500µs/div)
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 11
FAN23SV60 — 10 A Synchronous Buck Regulator
Typical Performance Characteristics
Tested using evaluation board circuit shown in Figure 1 with VIN=19 V, VOUT=1.2 V, fSW=500 kHz, TA=25°C, and no
airflow; unless otherwise specified.
Figure 18. Static Load Ripple at No Load
Figure 19. Static Load Ripple at Full Load
Figure 20. Operation as Load Changes from 0 A to 2 A
Figure 21. Operation as Load Changes from 2 A to 0 A
Figure 22. Load Transient from 0% to 50%
Load Current
Figure 23. Load Transient from 50% to 100%
Load Current
VOUT (20mV/div)
VSW (10V/div)
VIN=19V
IOUT=0A
Time (10µs/div)
VOUT (20mV/div)
VSW (10V/div)
VIN=19V
IOUT=10A
Time (10µs/div)
IOUT (1A/div)
VIN=19V
VOUT=1.2V
Time (50µs/div)
VOUT (20mV/div)
Time (50µs/div)
VOUT (20mV/div)
VIN=19V
VOUT=1.2V
IOUT (1A/div)
Time (100µs/div)
VOUT (20mV/div)
IOUT (5A/div)
VIN=19V, VOUT=1.2V
IOUT from 0A to 5A, 2.5A/us
Time (100µs/div)
VOUT (20mV/div)
IOUT (5A/div)
VIN=19V, VOUT=1.2V
IOUT from 5A to 10A, 2.5A/us
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 12
FAN23SV60 — 10 A Synchronous Buck Regulator
Typical Performance Characteristics
Tested using evaluation board circuit shown in Figure 1 with VIN=19 V, VOUT=1.2 V, fSW=500 kHz, TA=25°C, and no
airflow; unless otherwise specified.
Figure 24. Over-Current Protection with Heavy Load
Figure 25. Over-Voltage Protection Level 1 and Level 2
Time (200µs/div)
PGOOD (5V/div)
VOUT (1V/div)
Soft Start (1V/div)
IL (10A/div)
IOUT=0A then short output
PGOOD indicates UVP
With VOUT falling in OCP
Time (50µs/div)
VOUT (1V/div)
VFB (0.5V/div)
PGOOD (5V/div)
VSW (10V/div)
Pull VOUT to 2.8V
through 3Ω resistor
Level 1
Level 2
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 13
FAN23SV60 — 10 A Synchronous Buck Regulator
Circuit Operation
The FAN23SV60 uses a constant on-time modulation
architecture with a VIN feed-forward input to
accommodate a wide VIN range. This method provides
fixed switching frequency (fSW) operation when the
inductor operates in Continuous Conduction Mode
(CCM) and variable frequency when operating in Pulse
Frequency Mode (PFM) at light loads. Additional
benefits include excellent line and load transient
response, cycle-by-cycle current limiting, and
elimination of the need for loop compensation.
At the beginning of each cycle, FAN23SV60 turns on
the high-side MOSFET (HS) for a fixed duration (tON). At
the end of tON, HS turns off for a duration (tOFF)
determined by the operating conditions. Once the FB
voltage (VFB) falls below the reference voltage (VREF), a
new switching cycle begins.
The modulator provides a minimum off-time (tOFF-MIN) of
320 ns to provide a guaranteed interval for low-side
MOSFET (LS) current sensing and PFM operation. tOFF-
MIN is also used to provide stability against multiple
pulsing and limits maximum switching frequency during
transient events.
Enable
The enable pin can be driven with an external logic
signal, connected to a resistive divider from PVIN/Vin to
ground to create an Under-Voltage Lockout (UVLO)
based on the PVIN/VIN supply, or connected to
PVIN/VIN through a single resistor to auto-enable while
operating within the EN pin internal clamp current sink
capability.
The EN pin can be directly driven by logic voltages of
5 V, 3.3 V, 2.5 V, etc. If the EN pin is driven by 5 V logic,
a small current flows into the pin when the EN pin
voltage exceeds the internal clamp voltage of 4.3 V. To
eliminate clamp current flowing into the EN pin use a
voltage divider to limit the EN pin voltage to < 4 V.
To implement the UVLO function based on PVIN/VIN
voltage level, select values for R7 and R8 in Figure 1
the tap point reaches 1.26 V when VIN reaches the
desired startup level using the following equation:
󰇧
 󰇨
(1)
where VIN,on is the input voltage for startup and VEN,on
is the EN pin rising threshold of 1.26 V. With R8
selected as 10 kΩ, and VIN,on=9 V the value of R7 is
61.9 kΩ.
The EN pin can be pulled high with a single resistor
connected from VIN to the EN pin. With VIN > 5.5V a
series resistor is required to limit the current flow into
the EN pin clamp to less than 24 µA to keep the internal
clamp within normal operating range. The resistor value
can be calculated from the following equation:
  

(2)
Constant On-time Modulation
The FAN23SV60 uses a constant on-time modulation
technique, in which the HS MOSFET is turned on for a
fixed time, set by the modulator, in response to the input
voltage and the frequency setting resistor. This on-time
is proportional to the desired output voltage, divided by
the input voltage. With this proportionality, the frequency
is essentially constant over the load range where
inductor current is continuous.
For buck converter in Continuous-Conduction Mode
(CCM), the switching frequency fSW is expressed as:
 
 
(3)
The on-time generator sets the on-time (tON) for the
high-side MOSFET, which results in the switching
frequency of the regulator during steady-state operation.
To maintain a relatively constant switching frequency
over a wide range of input conditions, the input voltage
information is fed into the on-time generator.
tON is determined by:
 
 
(4)
where ItON is:



(5)
where RFREQ is the frequency-setting resistor
described in the Setting Switching Frequency section;
CtON is the internal 2.2 pF capacitor; and ItON is the VIN
feed-forward current that generates the on-time.
The FAN23SV60 implements open-circuit detection on
the FREQ pin to protect the output from an infinitely long
on-time. In the event the FREQ pin is left floating,
switching of the regulator is disabled. The FAN23SV60
is designed for VIN input range 7 to 24 V, fSW 200 kHz to
1.5 MHz, resulting in an ItON ratio exceeding 1 to 25.
As the ratio of VOUT to VIN increases, tOFF,min introduces a
limit on the maximum switching frequency as calculated
in the following equation, where the factor 1.2 is
included in the denominator to provide some headroom
for transient operation:
  


(6)
Soft-Start (SS)
A conventional soft-start ramp is implemented to provide
a controlled startup sequence of the output voltage. A
current is generated on the SS pin to charge an external
capacitor. The lesser of the voltage on the SS pin and
the reference voltage is used for output regulation. To
reduce VOUT ripple and achieve a smoother ramp of the
output voltage, tON is modulated during soft-start. tON
starts at 50% of the steady-state on-time (PWM Mode)
and ramps up to 100% gradually.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 14
FAN23SV60 — 10 A Synchronous Buck Regulator
During normal operation, the SS voltage is clamped to
400 mV above the FB voltage. The clamp voltage drops
to 40 mV during an overload condition to allow the
converter to recover using the soft-start ramp once the
overload condition is removed. On-time modulation
during SS is disabled when an overload condition exists.
To maintain a monotonic soft-start ramp, the regulator is
forced into PFM Mode during soft-start. The minimum
frequency clamp is disabled during soft-start.
The nominal startup time is programmable through an
internal current source charging the external soft-start
capacitor CSS:
  
 
(7)
where:
CSS
=
External soft-start programming capacitor;
ISS
=
Internal soft-start charging current source,
10 µA;
tSS
=
Soft-start time; and
VREF
=
600 mV
For example; for 1 ms startup time, CSS=15 nF.
The soft-start option can be used for ratiometric tracking.
When EN is LOW, the soft-start capacitor is discharged.
Startup on Pre-Bias
FAN23SV60 allows the regulator to start on a pre-bias
output, VOUT, and ensures VOUT is not discharged during
the soft-start operation.
To guarantee no glitches on VOUT at the beginning of the
soft-start ramp, the LS is disabled until the first positive-
going edge of the PWM signal. The regulator is also
forced into PFM Mode during soft-start to ensure the
inductor current remains positive, reducing the
possibility of discharging the output voltage.
Internal Linear Regulator
The FAN23SV60 includes a linear regulator to facilitate
single-supply operation for self-biased applications.
PVCC is the linear regulator output and supplies power
to the internal gate drivers. The PVCC pin should be
bypassed with a 2.2 µF ceramic capacitor. The device
can operate from a 5 V rail if the VIN, PVIN, and PVCC
pins are connected together to bypass the internal
linear regulator.
VCC Bias Supply and UVLO
The VCC rail supplies power to the controller. It is
generally connected to the PVCC rail through a low-
pass filter of a 10 resistor and 0.1 µF capacitor to
minimize any noise sources from the driver supply.
An Under-Voltage Lockout (UVLO) circuit monitors the
VCC voltage to ensure proper operation. Once the VCC
voltage is above the UVLO threshold, the part begins
operation after an initialization routine of 50 µs. There is
no UVLO circuitry on either the PVCC or VIN rails.
Pulse Frequency Modulation (PFM)
One of the key benefits of using a constant on-time
modulation scheme is the seamless transitions in and
out of Pulse Frequency Modulation (PFM) Mode. The
PWM signal is not slave to a fixed oscillator and,
therefore, can operate at any frequency below the target
steady-state frequency. By reducing the frequency
during light-load conditions, the efficiency can be
significantly improved.
The FAN23SV60 provides a Zero-Crossing Detector
(ZCD) circuit to identify when the current in the inductor
reverses direction. To improve efficiency at light load,
the LS MOSFET is turned off around the zero crossing
to eliminate negative current in the inductor. For
predictable operation entering PFM mode the controller
waits for nine consecutive zero crossings before
allowing the LS MOSFET to turn off.
In PFM Mode, fSW varies or modulates proportionally to
the load; as load decreases, fSW also decreases. The
switching frequency, while the regulator is operating in
PFM, can be expressed as:
 

󰇛 󰇜
 
(8)
where L is inductance and IOUT is output load current.
Minimum Frequency Clamp
To maintain a switching frequency above the audible
range, the FAN23SV60 clamps the switching frequency
to a minimum value of 18 kHz. The LS MOSFET is
turned on to discharge the output and trigger a new
PWM cycle. The minimum frequency clamp is disabled
during soft-start.
Protection Features
The converter output is monitored and protected against
over-current, over-voltage, under-voltage, and high-
temperature conditions.
Over-Current Protection (OCP)
The FAN23SV60 uses current information through the
LS to implement valley-current limiting. While an OC
event is detected, the HS is prevented from turning on
and the LS is kept on until the current falls below the
user-defined set point. Once the current is below the set
point, the HS is allowed to turn on.
During an OC event, the output voltage may droop if the
load current is greater than the current the converter is
providing. If the output voltage drops below the UV
threshold, an overload condition is triggered. During an
overload condition, the SS clamp voltage is reduced to
40 mV and the on-time is fixed at the steady-state
duration. By nature of the control method; as VOUT drops,
the switching frequency is lower due to the reduced rate
of inductor current decay during the off-time.
The ILIM pin has an open-detection circuit to provide
protection against operation without a current limit.
Under-Voltage Protection (UVP)
If VFB is below the under-voltage threshold of -11% VREF
(534 mV), the part enters UVP and PGOOD pulls LOW.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 15
FAN23SV60 — 10 A Synchronous Buck Regulator
Over-Voltage Protection (OVP)
There are two levels of OV protection: +11% and +22%.
During an over-voltage event, PGOOD pulls LOW.
When VFB is > +11% of VREF (666 mV), both HS and LS
turn off. By turning off the LS during an OV event, VOUT
overshoot can be reduced when there is positive
inductor current by increasing the rate of discharge.
Once the VFB voltage falls below VREF, the latched OV
signal is cleared and operation returns to normal.
A second over-voltage detection is implemented to
protect the load from more serious failure. When VFB
rises +22% above the VREF (732 mV), the HS turns off,
but the LS is forced on until a power cycle on VCC.
Over-Temperature Protection (OTP)
The FAN23SV60 incorporates an over-temperature
protection circuit that disables the converter when the
die temperature reaches 155°C. The IC restarts when
the die temperature falls below 140°C.
Power Good (PGOOD)
The PGOOD pin serves as an indication to the system
that the output voltage of the regulator is stable and
within regulation. Whenever VOUT is outside the
regulation window or the regulator is at over-
temperature (UV, OV, and OT), the PGOOD pin is
pulled LOW.
PGOOD is an open-drain output that asserts LOW when
VOUT is out of regulation or when OT is detected.
Application Information
Stability
Constant on-time stability consists of two parameters:
stability criterion and sufficient signal at VFB.
Stability criterion is given by:
  

(9)
Sufficient signal requirement is given by:
  
(10)
where IIND is the inductor current ripple and VFB is
the ripple voltage on VFB, which should be ≥12 mV.
In certain applications, especially designs utilizing only
ceramic output capacitors, there may not be sufficient
ripple magnitude available on the feedback pin for
stable operation. In this case, an external circuit can be
added to inject ripple voltage into the FB pin.
There are some specific considerations when selecting
the RCC ripple injector circuit. For typical applications,
the value of C4 can be selected as 0.1 µF and
approximate values for R2 and C5 can be determined
using the following equations.
R2 must be small enough to develop 12 mV of ripple:
 󰇛 󰇜
 
(11)
R2 must be selected such that the R2C4 time constant
enables stable operation:
  

(12)
The minimum value of C5 can be selected to minimize
the capacitive component of ripple appearing on the
feedback pin:
   󰇛󰇜

(13)
Using the minimum value of C5 generally offers the best
transient response, and 100 pF is a good initial value in
many applications. However, under some operating
conditions excessive pulse jitter may be observed. To
reduce jitter and improve stability, the value of C5 can
be increased:

(14)
5 V PVCC
The PVCC is the output of the internal regulator that
supplies power to the drivers and VCC. It is crucial to keep
this pin decoupled to PGND with a ≥1 µF X5R or X7R
ceramic capacitor. Because VCC powers internal analog
circuit, it is filtered from PVCC with a 10 Ω resistor and
0.1 µF X7R decoupling ceramic capacitor to AGND.
Setting the Output Voltage (VOUT)
The output voltage VOUT is regulated by initiating a high-
side MOSFET on-time interval when the valley of the
divided output voltage appearing at the FB pin reaches
VREF. Since this method regulates at the valley of the
output ripple voltage, the actual DC output voltage on
VOUT is offset from the programmed output voltage by the
average value of the output ripple voltage. The initial VOUT
setting of the regulator can be programmed from 0.6 V to
5.5 V by an external resistor divider (R3 and R4):
 
󰇡
󰇢
(15)
where VREF is 600 mV.
For example; for 1.2 V VOUT and 10 k R3, then R4 is
10 k. For 600 mV VOUT, R4 is left open. VFB is
trimmed to a value of 596 mV when VREF=600 mV, so
the final output voltage, including the effect of the output
ripple voltage, can be approximated by the equation:
 

(16)
Setting the Switching Frequency (fSW)
fSW is programmed through external RFREQ as follows:
 
 
(17)
where CtON=2.2 pF internal capacitor that generates
tON. For example; for fSW=500 kHz and VOUT=1.2 V,
select a standard resistor value for RFREQ=54.9 k.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 16
FAN23SV60 — 10 A Synchronous Buck Regulator
Inductor Selection
The inductor is typically selected based on the ripple
current (IL), which is approximately 25% to 45% of the
maximum DC load. The inductor current rating should
be selected such that the saturation and heating current
ratings exceed the intended currents encountered in the
application over the expected temperature range of
operation. Regulators that require fast transient
response use smaller inductance and higher current
ripple; while regulators that require higher efficiency
keep ripple current on the low side.
The inductor value is given by:
󰇛 󰇜
 

(18)
For example: for 19 V VIN, 1.2 V VOUT, 10 A load, 30%
IL, and 500 kHz fSW; L is 720 nH.
Input Capacitor Selection
Input capacitor CIN is selected based on voltage rating,
RMS current ICIN(RMS) rating, and capacitance. For
capacitors having DC voltage bias derating, such as
ceramic capacitors, higher rating is strongly
recommended. RMS current rating is given by:
󰇛󰇜  󰇛󰇜
(19)
where ILOAD-MAX is the maximum load current and D is
the duty cycle VOUT/VIN. The maximum ICIN(RMS) occurs
at 50% duty cycle.
The capacitance is given by:
  󰇛󰇜
  
(20)
where VIN is the input voltage ripple, normally 1% of
VIN.
For example; for VIN=19 V, VIN=120 mV, VOUT=1.2 V,
10 A load, and fSW=500 kHz; CIN is 9.8 F and ICIN(RMS) is
2.4 ARMS. Select a minimum of two 10 F 25 V-rated
ceramic capacitors with X7R or similar dielectric,
recognizing that the capacitor DC bias characteristic
indicates that the capacitance value falls approximately
60% at VIN=19 V. Also, each 10 µF can carry over
3 ARMS in the frequency range from 100 kHz to 1 MHz,
exceeding the input capacitor current rating
requirements. An additional 1 µF capacitor may be
needed to suppress noise generated by high frequency
switching transitions
Output Capacitor Selection
Output capacitor COUT is also selected based on voltage
rating, RMS current ICIN (RMS) rating, and
capacitance. For capacitors having DC voltage bias
derating, such as ceramic capacitors, higher rating is
highly recommended.
When calculating COUT, usually the dominant
requirement is the current load step transient. If the
unloading transient requirement (IOUT transitioning from
HIGH to LOW), is satisfied, then the load transient (IOUT
transitioning LOW to HIGH), is also usually satisfied.
The unloading COUT calculation, assuming COUT has
negligible parasitic resistance and inductance in the
circuit path, is given by:
 

󰇛 󰇜

(21)
where IMAX and IMIN are maximum and minimum load
steps, respectively and VOUT is the voltage
overshoot, usually specified at 3 to 5%.
For example: for VI=19 V, VOUT=1.2 V, 6A IMAX, 2 A IMIN,
fSW=500 kHz, LOUT=720 nH, and 3% VOUT deviation of
36 mV; the COUT value is calculated to be 263µF. This
capacitor requirement can be satisfied using six 47 µF,
6.3 V-rated X5R ceramic capacitors. This calculation
applies for load current slew rates that are faster than
the inductor current slew rate, which can be defined as
VOUT/L during the load current removal. For reduced-
load-current slew rates and/or reduced transient
requirements, the output capacitor value may be
reduced and comprised of low-cost 22 µF capacitors.
Setting the Current Limit
Current limit is implemented by sensing the inductor
valley current across the LS RDS(ON) during the LS on-
time. The current limit comparator prevents a new on-
time from being started until the valley current is less
than the current limit.
The set point is configured by connecting a resistor from
the ILIM pin to the SW pin. A trimmed current of
approximately 20 µA is output onto the ILIM pin, which
creates a voltage across the resistor. When the voltage
on ILIM goes negative, an over-current condition is
detected.
The current flowing out of the ILIM pin through RILIM is
trimmed to compensate for both the RDS(ON) of the LS
MOSFET and the offset voltage of the current limit
comparator. RILIM is calculated by:
  
(22)
where KILIM is the current source scale factor equal to
the average RDS,ON of the LS MOSFET divided by the
average ILIM pin current of 20 µA, and IVALLEY is the
inductor valley current when the current limit threshold
is reached. The factor 1.04 accounts for the
temperature offset of the LS MOSFET compared to
control circuit (approximately 10°C), and the
approximate increase in the RDS,ON of the LS
MOSFET of 4000 ppm/°C.
With the constant on-time architecture, HS is always
turned on for a fixed on-time; this determines the peak-
to-peak inductor current.
Current ripple I is given by:
󰇛 󰇜

(23)
From the equation above, the worst-case ripple occurs
during an output short circuit (where VOUT is 0 V). This
should be taken into account when selecting the current
limit set point.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 17
FAN23SV60 — 10 A Synchronous Buck Regulator
The FAN23SV60 uses valley-current sensing, the
current limit (IILIM) set point is the valley (IVALLEY).
The valley current level for calculating RILIM is given by:
 󰇛󰇜

(24)
where ILOAD (CL) is the DC load current when the
current limit threshold is reached.
For example: In a converter designed for 10 A steady-
state operation and 3 A current ripple, the current-limit
threshold could be selected at 120% of ILOAD,(MAX) to
accommodate transient operation and inductor value
decrease under loading. As a result, ILOAD,(MAX) is 12 A,
IVALLEY=10.5 A, and RILIM is 1.62 k
Boot Resistor
In some applications, especially with higher input
voltage, the VSW ring voltage may exceed derating
guidelines of 80% to 90% of the absolute rating for VSW.
In this situation, a resistor can be connected in series
with a boot capacitor (C3 in Figure 1) to reduce the turn-
on speed of the high-side MOSFET to reduce the
amplitude of the VSW ring voltage. If necessary, a
resistor and capacitor snubber can be added from VSW
to PGND to reduce the magnitude of the ringing voltage.
Please contact Fairchild Customer Support for
assistance selecting a boot resistor or snubber circuit in
applications that operate above a 21 V typical input
voltage.
Printed Circuit Board (PCB) Layout
Guidelines
The following points should be considered before
beginning a PCB layout using the FAN23SV60. A
sample PCB layout from the evaluation board is shown
in Figure 26 - Figure 29 following these layout
guidelines.
Power components (input capacitors, output capacitors,
inductor, and FAN23SV60 device) should be placed on
a common side of the PCB in close proximity to each
other and connected using surface copper.
Sensitive analog components including SS, FB, ILIM,
FREQ, and EN should be placed away from the high-
voltage switching circuits such as SW and BOOT and
connected to their respective pins with short traces.
The inner PCB layer closest to the FAN23SV60 device
should have power ground (PGND) under the power
processing portion of the device (PVIN, SW, and
PGND). This inner PCB layer should have a separate
analog ground (AGND) under the P1 pad and the
associated analog components. AGND and PGND
should be connected together near the IC between
PGND pins 18-21 and AGND pin 23, which connects to
P1 thermal pad.
The AGND thermal pad (P1) should be connected to
AGND plane on inner layer using four 0.25 mm vias
spread under the pad. No vias are included under PVIN
(P2) and SW (P3) to maintain the PGND plane under
the power circuitry intact.
Power circuit loops that carry high currents should be
arranged to minimize the loop area. Primary focus
should be to minimize the loop for current flow from the
input capacitor to PVIN, through the internal MOSFETs,
and returning to the input capacitor. The input capacitor
should be as close to the PVIN terminals as possible.
The current return path from PGND at the low-side
MOSFET source to the negative terminal of the input
capacitor can be routed under the inductor and also
through vias that connect the input capacitor and low-
side MOSFET source to the PGND region under the
power portion of the IC.
The SW node trace that connects the source of the
high-side MOSFET and the drain of the low-side
MOSFET to the inductor should be short and wide.
To control the voltage across the output capacitor, the
output voltage divider should be located close to the FB
pin, with the upper FB voltage divider resistor connected
to the positive side of the output capacitor and the
bottom resistor connected to the AGND portion of the
FAN23SV60 device.
When using ceramic capacitors with external ramp
injection circuitry (R2, C4, C5 in Figure 1), R2 and C4
should be connected near the inductor and coupling
capacitor C5 should be placed near FB pin to minimize
FB pin trace length.
Decoupling capacitors for PVCC and VCC should be
located close to their respective device pins.
SW node connections to BOOT, ILIM, and ripple
injection resistor R2 should be through separate traces.
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 18
FAN23SV60 — 10 A Synchronous Buck Regulator
Figure 26. Evaluation Board Top Layer Copper
Figure 27. Evaluation Board Inner Layer 1 Copper
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com
FAN23SV60 • Rev. 1.9 19
FAN23SV60 — 10 A Synchronous Buck Regulator
Figure 28. Evaluation Board Inner Layer 2 Copper
Figure 29. Evaluation Board Bottom Layer Copper
NOTES: UNLESS OTHERWISE SPECIFIED
A) NO INDUSTRY REGISTRATION APPLIES.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE BURRS
OR MOLD FLASH. MOLD FLASH OR
BURRS DOES NOT EXCEED 0.10MM.
D) DIMENSIONING AND TOLERANCING PER
ASME Y14.5M-2009.
E) DRAWING FILE NAME: MKT-PQFN34AREV2
F) FAIRCHILD SEMICONDUCTOR
SEE
DETAIL 'A' SCALE: 2:1
SEATING
PLANE
0.25±0.05
0.025±0.025
1.05±0.10
5.50±0.10
5.00±0.10
(30X)
1
PIN#1
INDICATOR
1
9
10
17
18
26
27
34
9
10
17
1826
27
34
0.25±0.05
(0.43)
2.18±0.011.58±0.01
(0.35) 0.50±0.01
0.40±0.01
(0.35)
(1.75)
3.50±0.01
(0.35)
(0.75)
(0.35)
(0.24) (0.28)
1.75±0.01
(0.25)
0.43±0.01
(0.33)
2.58±0.01
(0.35)
0.68±0.01
(0.25)
(30X)
(3X)
LAND PATTERN
RECOMMENDATION
1 9
10
17
1826
27
34
1.80
(0.35)
2.10
2.18
1.58
5.70
0.55 (30X)
(1.75)
(1.85)
3.504.10
(0.08)
0.43
(0.35)(0.30)
0.30 (30X)
0.20
2.58
0.75
0.68
3.60 5.20
0.55
0.50±0.05
4.10
© Fairchild Semiconductor Corporation www.fairchildsemi.com
TRADEMARKS
The following inclu des registered and unregistered tra demarks and service marks, ow ned by Fairch ild Semico nductor and /or its gl obal subsidiaries, and is not
intended to be an exhaustiv e list of all such trademarks.
AccuPower
AttitudeEngine™
Awinda
®
AX-CAP
®
*
BitSiC
Build it Now
CorePLUS
CorePOWER
CROSSVOLT
CTL
Current Transfer Logic
DEUXPEED
®
Dual Cool™
EcoSPARK
®
EfficientMax
ESBC
Fairchild
®
Fairchild Semiconductor
®
FACT Quiet Series
FACT
®
FAST
®
FastvCore
FETBench
FPS
F-PFS
FRFET
®
Global Power Resource
SM
GreenBridge
Green FPS
Green FPS e-Serie s
Gmax
GTO
IntelliMAX
ISOPLANAR
Making Small Speakers Sound Louder
and Better™
MegaBuck
MICROCOUPLER
MicroFET
MicroPak
MicroPak2
MillerDrive
MotionMax
MotionGrid
®
MTi
®
MTx
®
MVN
®
mWSaver
®
OptoHiT
OPTOLOGIC
®
OPTOPLANAR
®
®
Power Supply WebDesigner
PowerTrench
®
PowerXS™
Programmable Active Droop
QFET
®
QS
Quiet Series
RapidConfigure
Saving our world, 1mW/W/kW at a time™
SignalWise
SmartMax
SMART START
Solutions for Your Success
SPM
®
STEALTH
SuperFET
®
SuperSOT-3
SuperSOT-6
SuperSOT-8
SupreMOS
®
SyncFET
Sync-Lock™
®*
TinyBoost
®
TinyBuck
®
TinyCalc
TinyLogic
®
TINYOPTO
TinyPower
TinyPWM
TinyWire
TranSiC
TriFault Detect
TRUECURRENT
®
*
μSerDes
UHC
®
Ultra FRFET
UniFET
VCX
VisualMax
VoltagePlus
XS™
Xsens™
仙童
™
* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE
RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR
WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCH ILD DO ES NOT ASS UME ANY LIABIL ITY ARISIN G OUT OF THE APPLIC ATION OR USE OF
ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT C ONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF
OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE
WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
AUTHORIZED USE
Unless otherw ise speci fied in this da ta sh eet, this pr oduct is a stand ard commercial produ ct and is not intended for use in appl ication s that require extraordi nary
levels of qual ity and reliabili ty. This product may no t be used in the fo llowing app lications, un less spe cifically approv ed in w riting by a Fairchild offi cer: (1) au tomotiv e
or other tran sportati on, (2) m ilitary /aerospace, ( 3) any safety critical application – including life cri tical medi cal equipmen t – w here the failure of the F airchild produc t
reasonably would be expected to result in per sonal injury, dea th or property damag e. Customer’s use of this product is subje ct to agreement of this Authorized Use
policy. In the ev ent of an unauth orized use of Fair child’s p roduct, Fairch ild ac cepts no li ability in the event o f produc t failure. In other respects, this product shall be
subject to Fairchild’ s Worldwide Terms and Co nditions of Sale, unle ss a separa te agreement h as been signed by both Par ties.
ANTI-COUNTERFEITING POLICY
Fairchild Semico nductor Cor poration's An ti-Counter feiting Poli cy. Fairchi ld's Anti-Co unterfeiting Poli cy is also stated on our external websit e, www .fairchild semi.com,
under Terms of Use
Counterfeiting of semiconductor parts is a growing pro blem in the indu stry. All m anufactur ers of sem iconductor products a re ex periencing cou nterfeiting o f their
parts. Customers w ho inadverten tly purchase coun terfeit par ts experien ce many pr oblems such as lo ss of bra nd reputa tion, su bstandard per formance, failed
applications, and incr eased cost o f productio n and man ufacturing delays. Fairchild is taking strong mea sures to protect oursel v es and our cu stomers from the
proliferatio n of counterfeit parts. F airchild stron gly encourage s customers to pur chase Fairchild parts eith er directly from Fairchild or fr om Authorized Fair child
Distributors w ho are l isted by cou ntry on o ur web pag e cited ab ove. Produ cts customers b uy either from Fair child directly or from A uthorized Fair child Distributor s
are genuine par ts, hav e full tr aceability , meet Fairchild' s quality standards for hand ling and sto rage and prov ide access to Fa irch ild's fu ll range of up-to-da te techn ical
and product informati on. Fairchil d and o ur Author ized Distributo rs will stan d behind all warran ties and will a ppropriately address any warranty issues that may a rise.
Fairchild will not prov ide any w arranty cov erage or other assi stance fo r parts bough t from Una uthorized S ources. F airchild is c ommitted to com bat this global
problem and encourage our customers to do th eir part in stopping this p ractice by bu ying direct or from au thorized distributo rs.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information Formative / In Design Datasheet contains the design specifications for product development. Specifications may change
in any manner without notice.
Preliminary First Production
Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild
Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make
changes at any time without notice to improve the design.
Obsolete Not In Production Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.
The datasheet is for reference information only.
Rev. I75
®
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Fairchild Semiconductor:
FAN23SV60MPX