6226-45M/BUAJC - Motorola / Freescale Semiconductor

MOTOROLA

SEMICONDUCTOR

TECHNICAL DATA

Order this dsta sheet

by 6226/D

IMilitarv 6226 I

Advance Information I*I

128K x 8 Bit Static Random

Access Memory

The 6226 is a1,048,576 bit static random access memory organized as 131,072

words of 8bits, fabricated using high petiormance silicon-gate CMOS technology. Stat-

~p~,p’

ic design eliminates the need for external clocks or timing strobes, while CMOS circuitry

reduces power consumption and provides for greater reliability. ///~&g$ . .

The 6226 is equipped’with both chip enable(E) and output enable(G) inputs, allowing \~R&a y c I

forgreatersystem flexibility. Either input, when high, will force theoutputsto high imped- ,1

ante.

The 6226 is available in a 600 roil, 32 lead ceramic DIL and in a 550 x850 roil, 32 lead

,,s@$ti~LABLE AS

surface-mount LCC package.

●Single 5.0 V*10°/0 Power Supply

●

Full Access Time —35 ns Max. ;: ;~;k~ CASE OUTLINE AS FOLLOWS:

Equal Address and Chip Enable Access Time ~a’~: ‘~@ACKAGE: DIL: X

~~~1~“,

Three State Outputs -~ \*> .,:, LCC: U

~(l,i

:,i~,: ,,r,l~~

‘~’y XX= Speed inns (35, 45, 55)

Fully TTL Compatible .*.*.!:

,,$l,! $:,. The letter “M” appears afier the

Low Power Dissipation: 150/1 40/1 30 mA Maximum, Active AC ,$.~:.ctx:i speed on LCC

.’:...,i,.

35ns=150mA ,,,,>:,..,,

~,,.

,,‘~’.?L*,I,

-. Im

This document contains information on a new product. Specifications and information herein are subje~ to change without notice.

mMOTOROLA W

@MOTOROLA INC., 1990 ADI1760

BURN-IN CONDITIONS:

Vcc =5.0 V(min)/ 6.0 V(max), R1 =39.2 ~ + 207., Cl =0.1 yF i207.,

vH =3.0 v(min)/5.O v(m~), vL =–0.5 v(min)/O.O v(maX),

CP1 :100 kHz CP6: 3.125 kHz CPI1: 97.66 HZ CP16: 3.052 HZ

CP2: 50 kHz CP7: 1.563 kHz CP12: 48.83 HZ CP17: 1.526 HZ

CP3: 25 kHz CP8: 0.781 kHz CP13: 24.41 HZ CP18: 0.763 HZ

CP4: 12.5 kHz CP9: 0.391 kHz CP14: 12.21 HZ CP19: 0.382 HZ

CP5: 6.25 kHz CP1O: 0.195 kHz CP15: 6.104 HZ CP20: 0.191 HZ

PIN NAME and FUNCTIONS

Ao– Aj6 Address Inputs

wWrite Enable

~, EChip Enable

GOutput Enable

DQO -DQ7 Data lnpuVOutput

Vcc +5.0 VPower Supply

Vss Ground

NC. No Connection

PIN ASSIGNMENTS

Burn-In

Function DIL LCC (Condition-D) –

IN.C.11111 N.C. I

Al 622CP2

A14 33CP3

Al 24 4

A7 55

A6 6 6 ,,e>t,;::@+6

,,,,

A5 77,$$ :.;::;$ ‘CP7

A4 8,,::&>{@$ ,:

,~.:p

,‘:\;>..:, CP8

A3 9+“~pg.y CP9

A2 1&%$ t. 10 CP1O

,,,,,,$.~,:$\+.

Al ~v~+ ,1 CP1l

..~

A. ~,q; ~~$$ 12 CP12

,~.o $;. 13 13 CP20 to R1

14 ,4 CP20 to R1

15 15 CP20 to R1

16 16

\.* GND

..:,.~

):.”~.T\., DQ3 17

.::,. 17 CP20 to R1

>..14+:{*,\ .,,

This device contains circuitry to protect the inputs against darn~~g,~ DQ4 18 18 CP21 to R1

due to high static voltages or electric fields; however, it is ady~~~,:-’ DQ5

that normal precautions be taken to avoid application of any ~~~es 19 19 CP21 to R1

higher than maximum rated voltages to this high-imped,ancq.circuit. DQ6 20 20 CP21 to R1

DQ7 21 21 CP21 to R1

E22 22 GND

Al o 23 23 CP18

G24 24 CP19

Al 328 28 CP14

w29 29 CP1

E30 30 HIGH

Al 531 31 CP13

Vcc 32 32 Vcc, Cl to GND

MOTOROLA 6226

TRUTH TABLE

EGwMode VCC Current 1/0 Pin Cycle

Hx x Not Selected tSBl ,1SB2 High Z—

LH H Read tCCA High Z—

L L HRead lCCA DOUT Read Cycle

LxLWrite iCCA DIN Write Cycle

X=Don’t Care

.:}?,“:?~,.. ~~,

ABSOLUTE MAXIMUM RATINGS (See Note) .,~~:.+:

,,:,:, >%

Rating Symbol Value >~$~t’“8,: $

.,:,

Power Supply Voltage Vcc :,,:’

–0.5 to +7.0 .,f“$’$:.$

Voltage Relative to Vss for Any Pin Except VCC V[N, VOUT –0.5 to Vcc +5<@% “*’ v

Output Current ,..:.$.,.:,i,,~,,

IOUT +20,,$*~i<:;$\ “mA

.,. ,,,

Power Dissipation pD -:,$,>,l!.”,

**pt$&5,*s~ w

Temperature Under Bias (TA =25°C) Tbias -~~~~$$25 ‘c

,,F,;,,., ~.:.

Storage Temperature Range Tstg +${:.$= to +150

,,:.+.?,>;‘.’!..:,,. ‘c

.,.

Operating Temperature Range TAP >;%,;(’ –55to+125 ‘c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS,@re e~$~eded. Fundional operation should be reatri~ed to

RECOMMENDED OPERATING CONDITIONS, Exposure to higher than recom~~dad volkges fOr extended petiods Of time could affeCt

device reliability. .,,~*!.,\

~t\*..,

‘.:,:.

.“$:?.,$.+.

#,...,/,

,, ....),,.?

,x+>:..-ii~l.,..

DC OPERATING CONDITI*AND CHARACTERISTICS

(Vcc =5.0 V*1 07., TA =-55°$ to+l 25°C, Unless Othemise Noted)

~~>.:.$’

RECOMMENDED OPERATING Qti~&TIONS

6226 MOTOROLA3

IDC CHARACTERISTICS I

IParameter ISymbol 1Min ITyp IMax IUnit I

Input Leakage Current (All Inputs, ~n =Oto VCC) —

Ilkg(l) ——t5.o WA

Output Leakage Current (~= VIH, VOUT =Oto Vcc) llkg(0) ——f5.o PA

AC Supply Current ([OUT= OmA) 6226-35: tAvAv =35 ns ICCA — — 150 mA

6226-45: tAvAv =45 ns ICCA — — 140

6226-55: tAvAv =55 ns iCCA — — 130 ,,.g,

TTL Standby Current (~ =VIH, No Restrictions on Other Inputs) ISBI —30 40 #*T

CMOS Standby Current (~ 2VCC –2.0 V, No Restrictions on Other Inputs) 1SB2 —20 30 \.,y$;$~:,fmA

,,*:,t->.},

Output Low Voltage (IOL =8.0 mA) VOL — — <$,*f:) ““v

Output High Voltage (IOH =–4.0 mA) VOH 2,4 —<:$,‘>.<,+ v

,1-.

-., ‘*S

Characteristic

Input Capacitance All Inputs Except ~, Eand DQ

~, E

l/O Capacitance DQ

MOTOROLA 6226

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC =5,0 V*10Y.,TA=-55°Cto+125”C, Unless Othemise Noted)

YInput Timing Measurement Reference Level 1.5V

Input Pulse levels oto 3.0 v

Input Rise/Falls Time >5.0 ns

Output Timing Measurement Reference Level 1.5V

Output Load See Figure 1A

,:~

4’ ,..“*+3:,

READ CYCLE (See Note 1) ,,~‘-:]:

~>.“,

,~ft~;.

“.~:-t~i?.,:$”

Symbol Symbol 6226-35 6226-45 6226-55 ;~;;F$p

Parameter Standard Alternate Min Max Min Max Min &.,\ ~.l%f

:$ Unit Notes

.. . 1.

ReadCycle Time tAVAV tRC 35 —45 —55 +; :W’ n~ 2

—+~ — —

Address Access Time tAVQV tAA —35 —45 .,k

*:,.,>,,,,~::., ‘-k55 ns —

Enable Access Time tELQV tACS —35 —4*”: .+$; 55 ns —

Output Enable Access Time tGLQV toE —15 —,~~~<;f F— 20 ns _

Output Hold from Address Change tAXQX toH 5.0 —5.0 “g:~~ 5.0 —ns —

Enable Low to Output Active tELQX tLz 5,0 —‘.$gg,?,– 5.0 —ns 3,4,5

Enable High to Output High-Z tEHQz tHz —:,2

~*Y ‘“*$,3. ,5 _20 ns 3,4,5

Output Enable to Output Active tGLQX t~ o.’T:> ‘“<

‘??’o—o—ns 3,4,5

Output Enable to Output High-Z tGLQz tHz p~ lg o15 020 ns 3,4,5

Power Up Time tELiCCH tpu :?’$: ““-0 _ o _ ns 5

Power Down Time tEH[CCL *: :~

~ti&

tPQ...,,“%,. 35 —45 —55 ns 5

NOTES: .,., , ..

*C,:,>

...t.*

Y1. ~is high for read qcle, ~.,..

2. All read cycle timing is referen~d from the last valid address to the first transitio~g ad~ess.

3, Aany given voltage and temperature, tE~~~ max is Ieaa than tE~~~ rein, and$wi xmax is less than t~~~~ rein, both for agiven device and from device to device,

.,, %3

4, Transition is meaaured +500 mV from steady-state voltage with load of ~~{re’+q<.

5. These parameter are periodically sampled and not 100Y. tested, .i+i.~:*:+>

~~. ‘+:;:+

6, Oevice is continuously selected (= =YL, E=VIH, ~ = VIL). \>.;i.*’.,<:, -,,

7. Address valid prior to coincident with Egoing low/E going high. ~~, .%, p“

~,..~,,k.!s.

,.+.>., $>y

6226 MOTOROLA5

WRITE CYCLE 1(W Controlled, See Note 1)

Symbol Symbol 6226-35 6226-45 6226-55

Parameter Standard Alternate Min Max Min Max Min Max Unit Notes —

Write Cycle Time tAVAV twc 35 —45 —55 —ns 2

Address Setup Time tAVWL tAS o—o—o—ns —

Address Valid to End of Write tAVWH tAW 20 — 20 — 30 — ns —

Write Pulse Width tWLWH twp 20 — 20 — 30 — ‘.3,L

ns i“?>+<::*>.:,>

Data Valid to End of Write tDVWH tDW 15 —15 —20 — naP ,,$

,,$*: :$:,f

‘w$-

Data Hold Time tWHDx tDH o—o—o—,:;,,,$b>”’” ‘- —

Write Low to Data High-Z twLQz twz o15 015 0 ,

2Q$ :‘~’;;t$ 4,5,6

Write High to Output Active twHQx tow o—o—o~“~.,>~~,,,

,,tfi:\~3..,

..~}’ ns

.\ ..,,, >..4,5,6

Write Recovery Time tWHAx tWR o—o—Q‘~’i>g ns —

... ).

t5.ov

480Q

t5,0 v

480 Q

5pF

(INCLUDING

SCOPE AND JIG)

Figure 1B.

MOTOROLA 6226

WRITE CYCLE 2(~ Controlled)

6226 MOTOROLA 9

READ CYCLE 1(See Note 6above)

4tAvAv *

A(ADDRESS)

*tAvQx $~.r<!,.

*<*

f,.

Q(DATA OUT) PREVIOUS DATA VALID DATA VALID ,+$4*$$ ‘

,. .....’s

A(ADDRESS)

~(CHIP ENABLE)

~(OUTPUT ENABLE)

Q(DATA OUT)

6226 MOTOROLA 8

IWRITE CYCLE 2(E Controlled, See Note 1)I

Symbol

TSymbol 6226-35 6226-45 6226-55

Parameter Standard Alternate Min Max Min Max Min Max Unit Notes

Write Cycle Time tAVAV twc 35 45 55 ns 2

Address Setup Tme tAVEL tAS o00ns

Address Valid to End of Write tAVEH tAw 20 25 30 ns

Enable to End of Write ..,.

tELEH tcw 20 25 30 ns,4:$:+&:@, 4

,..

Write Pulse Width twLEH twp 20 25 30 ,L {$s::$ $

*.“

Data Valid to End of Write tDVEH tDw 15 15 20 “~:::::G~>,

Data Hold Time ,* .,..

tEHDx *I

tDH o00,,>;?,$.,.,.:**..ns

.)* ,;,,

Write Recovery Time tEHAx twR o 0

NOTES:

1. Awtite occurs duting the overlap of= IOWIE high and ~low. .:J:.

‘~\~i\

,\?y,,,t,

2. All wtite cycle timing is referenced from the last valid address to the fhat transitioning address. ... k,.’ ‘*s:~$,

3. If ~goes low coincident with or after ~goes low, the output will remain in ahigh impedance condition. ~,~<,~,<.~?.,

,4,... ‘.$>,-,.~!:;.

4. If ~goes high coincident with or after Wgoes high, the output will ramain in ahigh impedance mndtion. \\.. .,,,?,

*:.,.l ...

~,, .~8J

.&,,x.<..1>,i?~.:’

-,.< **,

;;~~,lly,,.]h$>

..!l%-.,*,, ,,

A(ADDRESS)

~(CHIPENABLE)

~(WRITEENABLE)

D(DATAIN)

Q(DATAOUT)

\...t$t,t*\+\+$,

.~,>

<$~,, ~.,>..:,!~

,,,>,,,......

‘:~:$k~:4,

.*$i\>1..,.~~+,:>.

*,.s:+“if:\i,

TIMING~\M#~

T~$& of timing values shows either aminimum or amaximum limit for each parameter. Input requirements are specified from

t&~~Wnal system point of view. Thus, address setup time is shown as aminimum since the system must supply at least that much

tifi~~$ven though most devices do not require it). On the other hand, responses from the memory are specified from the device point

of Jew. Thus, the access time is shown as amaximum since the device never provides data later than that time.

6226 MOTOROLA7

—

Motorol~res~8b the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume

any%i)~[~ing out of the application or use of any product or circuit described herein; neither does it convey any license under its patent tights northe rights

of#Q@+R,~otorola products are not dasigned, intended, or authorized for use as components in systems intended for surgical imPlant intOthe body, or other

.iQ@Pf~tlOnS intended to SUPPOflor sustain life, or for any other application in which the failure of the Motorola product could create asituation where personal

‘$~~~%ar death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and

~ld Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all cfaims, costs, damages, and expenses, and reasonable

aylorneyfees arising out of, directly or indirectly, any claim of personal inju~ or death associated with such unintended or unauthorized use, even if such claim

alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and @are registered trademarks of Motorola, Inc. Motorola,

Inc. is an Equaf Oppoflunity/Affi rmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK145BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2Dai King Street, Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong,

—