Detailed Operating Description
The LM22672 incorporates a voltage mode constant frequen-
cy PWM architecture. In addition, input voltage feed-forward
is used to stabilize the loop gain against variations in input
voltage. This allows the loop compensation to be optimized
for transient performance. The power MOSFET, in conjunc-
tion with the diode, produce a rectangular waveform at the
switch pin, that swings from about zero volts to VIN. The in-
ductor and output capacitor average this waveform to become
the regulator output voltage. By adjusting the duty cycle of this
waveform, the output voltage can be controlled. The error
amplifier compares the output voltage with the internal refer-
ence and adjusts the duty cycle to regulate the output at the
desired value.
The internal loop compensation of the -ADJ option is opti-
mized for outputs of 5V and below. If an output voltage of 5V
or greater is required, the -5.0 option can be used with an
external voltage divider. The minimum output voltage is equal
to the reference voltage; 1.285V (typ.).
The functional block diagram of the LM22672 is shown in
Figure 1 .
Precision Enable and UVLO
The precision enable input (EN) is used to control the regu-
lator. The precision feature allows simple sequencing of mul-
tiple power supplies with a resistor divider from another
supply. Connecting this pin to ground or to a voltage less than
1.6V (typ.) will turn off the regulator. The current drain from
the input supply, in this state, is 25 µA (typ.) at an input voltage
of 12V. The EN input has an internal pull-up of about 6 µA.
Therefore this pin can be left floating or pulled to a voltage
greater than 2.2V (typ.) to turn the regulator on. The hystere-
sis on this input is about 0.6V (typ.) above the 1.6V (typ.)
threshold. When driving the enable input, the voltage must
never exceed the 6V absolute maximum specification for this
pin.
Although an internal pull-up is provided on the EN pin, it is
good practice to pull the input high, when this feature is not
used, especially in noisy environments. This can most easily
be done by connecting a resistor between VIN and the EN
pin. The resistor is required, since the internal zener diode, at
the EN pin, will conduct for voltages above about 6V. The
current in this zener must be limited to less than 100 µA. A
resistor of 470 kΩ will limit the current to a safe value for input
voltages as high 42V. Smaller values of resistor can be used
at lower input voltages.
The LM22672 also incorporates an input under voltage lock-
out (UVLO) feature. This prevents the regulator from turning
on when the input voltage is not great enough to properly bias
the internal circuitry. The rising threshold is 4.3V (typ.) while
the falling threshold is 3.9V (typ.). In some cases these
thresholds may be too low to provide good system perfor-
mance. The solution is to use the EN input as an external
UVLO to disable the part when the input voltage falls below a
lower boundary. This is often used to prevent excessive bat-
tery discharge or early turn-on during start-up. This method is
also recommended to prevent abnormal device operation in
applications where the input voltage falls below the minimum
of 4.5V. Figure 2 shows the connections to implement this
method of UVLO. The following equations can be used to de-
termine the correct resistor values:
Where Voff is the input voltage where the regulator shuts off,
and Von is the voltage where the regulator turns on. Due to
the 6 µA pull-up, the current in the divider should be much
larger than this. A value of 20 kΩ, for RENB is a good first
choice. Also, a zener diode may be needed between the EN
pin and ground, in order to comply with the absolute maximum
ratings on this pin.
30076774
FIGURE 2. External UVLO Connections
Duty-Cycle Limits
Ideally the regulator would control the duty cycle over the full
range of zero to one. However due to inherent delays in the
circuitry, there are limits on both the maximum and minimum
duty cycles that can be reliably controlled. This in turn places
limits on the maximum and minimum input and output volt-
ages that can be converted by the LM22672. A minimum on-
time is imposed by the regulator in order to correctly measure
the switch current during a current limit event. A minimum off-
time is imposed in order the re-charge the bootstrap capaci-
tor. The following equation can be used to determine the
approximate maximum input voltage for a given output volt-
age:
Where Fsw is the switching frequency and TON is the minimum
on-time; both found in the Electrical Characteristics table. If
the frequency adjust feature is used, that value should be
used for Fsw. Nominal values should be used. The worst case
is lowest output voltage, and highest switching frequency. If
this input voltage is exceeded, the regulator will skip cycles,
effectively lowering the switching frequency. The conse-
quences of this are higher output voltage ripple and a degra-
dation of the output voltage accuracy.
The second limitation is the maximum duty cycle before the
output voltage will "dropout" of regulation. The following equa-
tion can be used to approximate the minimum input voltage
before dropout occurs:
The values of TOFF and RDS(ON) are found in the Electrical
Characteristics table. The worst case here is highest switch-
www.ti.com 8
LM22672/LM22672Q