SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 D D D D D D D D, DB, PW, OR N PACKAGE (TOP VIEW) High Degree of Linearity High On-Off Output Voltage Ratio Low Crosstalk Between Switches Low On-State Impedance -- Typically, 50 at VCC = 6 V Individual Switch Controls Extremely Low Input Current Package Options Include Plastic Small-Outline (D), Plastic Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) 300-mil DIPs 1A 1B 2B 2A 2C 3C GND 1 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 1C 4C 4A 4B 3B 3A description The SN74HC4066 is a silicon-gate CMOS quadruple analog switch designed to handle both analog and digital signals. Each switch permits signals with amplitudes of up to 6 V (peak) to be transmitted in either direction. Each switch section has its own enable input control (C). A high-level voltage applied to C turns on the associated switch section. Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems. The SN74HC4066 is characterized for operation from -40_C to 85_C. FUNCTION TABLE (each switch) INPUT CONTROL (C) SWITCH L OFF H ON logic symbol 1C 1A 2C 2A 3C 3A 4C 4A 13 1 X1 1 1 2 1B 5 3 4 2B 6 9 8 3B 12 10 11 4B This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 logic diagram, each switch (positive logic) A VCC VCC B C One of Four Switches absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Control-input diode current, II (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA I/O port diode current, II (VI < 0 or VI/O < VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA On-state switch current (VI/O = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127C/W DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158C/W N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltages are with respect to ground unless otherwise specified. 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero. 2 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 recommended operating conditions VCC VI/O VIH MIN 2 Supply voltage I/O port voltage tt MAX 5 6 V VCC VCC V VCC VCC V 4.2 0 0.3 0 0.9 0 1.2 0 VCC = 2 V VCC = 4.5 V High-level input voltage, control inputs 1.5 3.15 VCC = 6 V VCC = 2 V VIL NOM Low-level input voltage, control inputs VCC = 4.5 V VCC = 6 V VCC = 2 V Input rise/fall time UNIT V 1000 VCC = 4.5 V VCC = 6 V 500 ns 400 TA Operating free-air temperature -40 85 C With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER Ron On-state switch resistance TEST CONDITIONS VCC TA = 25_C MIN TYP MAX 2V 150 IT = -1 1 mA, A VI = 0 to t VCC, VC = VIH, (see Figure 1) 4.5 V 50 VI = VCC or GND, GND VC = VIH, IT = -1 mA MAX UNIT 85 106 170 215 100 1000 nA 6V 0.1 5 A 0.1 5 A 2 20 A 10 10 6V 30 2V 320 4.5 V 70 Ron(p) ( ) Peak on resistance II Control input current Isoff Off-state switch leakage current Ison On-state switch leakage current VI = VCC or 0, VC = VIH, (see Figure 3) 6V ICC Supply current VI = 0 or VCC, 6V VC = 0 or VCC VI = VCC or 0, VO = VCC or 0, VC = VIL, (see Figure 2) IO = 0 A or B Ci Input capacitance Cf Feedthrough capacitance A to B Co Output capacitance A or B 6V 50 6V 0.1 5V C VI = 0 5V POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 MIN 9 3 pF 0.5 pF 9 pF 3 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 switching characteristics over recommended operating free-air temperature range PARAMETER tPLH, tPHL Propagation P ti delay time tPZH, tPZL Switch S it h turn-on time tPLZ, tPHZ fI Switch S it h turn-off time Control input frequency Control feedthrough noise FROM (INPUT) TO (OUTPUT) A or B B or A C A or B C C C TEST CONDITIONS CL = 50 pF, F (see Figure 4) RL = 1 k, CL = 50 pF, (see Figure 5) A or B RL = 1 k, CL = 50 pF, (see Figure 5) A or B CL = 15 pF, RL = 1 k k, VC = VCC or GND, /2 VO = VCC/2, (see Figure 6) A or B CL = 50 pF, Rin = RL = 600 , VC = VCC or GND GND, fin = 1 MHz, (see Figure 7) TA = 25_C TYP MAX VCC MIN MIN MAX 2V 10 60 75 4.5 V 4 12 15 6V 3 10 13 2V 70 180 225 4.5 V 21 36 45 6V 18 31 38 2V 50 200 250 4.5 V 25 40 50 6V 22 34 43 2V 15 4.5 V 30 6V 30 4.5 V 15 UNIT ns ns ns MHz mV (rms) 6V 20 operating characteristics, VCC = 4.5 V, TA = 25C PARAMETER Cpd TEST CONDITIONS UNIT Power dissipation capacitance per gate CL = 50 pF, f = 1 MHz 45 pF Minimum through bandwidth, A to B or B to A [20 log (VO/VI)] = -3 dB CL = 50 pF, VC = VCC, RL = 600 , (see Figure 8) 30 MHz Crosstalk between any switches CL = 10 pF, fin = 1 MHz, RL = 50 , (see Figure 9) 45 dB Feedthrough, switch off, A to B or B to A CL = 50 pF, fin = 1 MHz, RL = 600 , (see Figure 10) 42 dB Amplitude distortion rate, A to B or B to A CL = 50 pF, fin = 1 kHz, RL = 10 k, (see Figure 11) 0.05% Adjust the input amplitude for output = 0 dBm at f = 10 kHz. Input signal must be a sine wave. Adjust the input amplitude for output = 0 dBm at f = 1 MHz. Input signal must be a sine wave. 4 TYP POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 PARAMETER MEASUREMENT INFORMATION VCC VC = VIH VCC VI = VCC VO (ON) GND + R ON 1.0 mA V + 10 I-O -3 W - V VI-O Figure 1. On-State Resistance Test Circuit VCC VC = VIL VCC A A (OFF) B GND VS = VA - VB CONDITION 1: VA = 0, VB = VCC CONDITION 2: VA = VCC, VB = 0 Figure 2. Off-State Switch Leakage Current Test Circuit POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 PARAMETER MEASUREMENT INFORMATION VCC VC = VIH VCC A A B (ON) VCC Open GND VA = VCC TO GND Figure 3. On-State Leakage Current Test Circuit VCC VC = VIH VCC VI VO (ON) 50 50 pF GND TEST CIRCUIT tr tf VI A or B 90% 50% 10% VCC 90% 50% 10% 0V tPLH VO B or A tPHL VOH 50% 50% VOL VOLTAGE WAVEFORMS Figure 4. Propagation Delay Time, Signal Input to Signal Output 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 PARAMETER MEASUREMENT INFORMATION VCC 50 VC RL VO 1 k VCC VI S2 S1 TEST S1 S2 tPZL tPZH tPLZ tPHZ GND VCC GND VCC VCC GND VCC GND CL 50 pF GND TEST CIRCUIT VCC VCC VC 50% 50% 0V 0V tPZL tPZH VOH VOH VO 50% 50% VOL VOL (tPZL, tPZH) VCC VCC VC 50% 50% 0V 0V tPHZ tPLZ VOH VOH VO VOL 10% 90% VOL (tPLZ, tPHZ) VOLTAGE WAVEFORMS Figure 5. Switching Time (tPZL, tPLZ, tPZH, tPHZ), Control to Signal Output POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 7 SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 PARAMETER MEASUREMENT INFORMATION VCC VCC 50 VC VC 0V VCC VO VI = VCC GND CL 15 pF RL 1 k VCC/2 Figure 6. Control Input Frequency VCC 50 tr VC VCC VCC VI GND Rin 600 RL 600 90% 90% VC VO 10% 0V CL 50 pF tf 10% (f = 1 MHz) tr = tf = 6 ns VCC/2 VCC/2 Figure 7. Control Feedthrough Noise VCC VC = VCC 0.1 F VI fin 50 600 VCC/2 VCC (ON) GND VI VO RL 600 CL 50 pF VCC/2 Figure 8. Minimum Through Bandwidth 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 (VI = 0 dBm at f = 10 kHz) SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325B - MARCH 1996 - REVISED MAY 1997 PARAMETER MEASUREMENT INFORMATION VCC VC = VCC VCC (ON) VI fin 50 0.1 F Rin 600 VO1 GND RL 600 CL 50 pF VCC/2 VI VCC VC = GND (VI = 0 dBm at f = 1 MHz) VCC (OFF) VO2 GND Rin 600 RL 600 CL 50 pF VCC/2 Figure 9. Crosstalk Between Any Two Switches VCC VC = GND 0.1 F 50 VCC (ON) VI fin Rin 600 VI VO RL 600 GND VCC/2 CL 50 pF (VI = 0 dBm at f = 10 kHz) VCC/2 Figure 10. Feedthrough, Switch Off VCC VC = VCC fin VI 10 F VCC (ON) GND VO RL 10 k VI CL 50 pF (VI = 0 dBm at f = 10 kHz) VCC/2 Figure 11. Amplitude Distortion Rate POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 9 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated