LM5041B
LM5041B Cascaded PWM Controller
Literature Number: SNVS605
LM5041B
May 1, 2009
Cascaded PWM Controller
General Description
The LM5041B PWM controller contains all of the features
necessary to implement either current-fed or voltage-fed
push-pull or bridge power converters. These “Cascaded”
topologies are well suited for multiple output and higher power
applications. The LM5041B includes these four control out-
puts: the buck stage controls (HD and LD) and the push-pull
control outputs (PUSH and PULL). Push-pull outputs are driv-
en at 50% nominal duty cycle at one half of the switching
frequency of the buck stage and can be configured for either
a guaranteed overlap time (for current-fed applications) or a
guaranteed non-overlap time (for voltage-fed applications).
Push-pull stage MOSFETs can be driven directly from the in-
ternal gate drivers while the buck stage requires an external
driver such as the LM5102. The LM5041B includes a high-
voltage start-up regulator that operates over a wide input
range of 15V to 100V. The PWM controller is designed for
high-speed capability including an oscillator frequency range
up to 1 MHz and total propagation delays of less than 100 ns.
Additional features include line Under-Voltage Lock-Out
(UVLO), Soft-Start, an error amplifier, precision voltage ref-
erence, and thermal shutdown.
The differences between LM5041, LM5041A and LM5041B
are as follows: In the LM5041A and the LM5041B version, the
hiccup mode over-current protection is not employed and the
VCC bias regulator is not disabled by a low state at the SS
pin. In the LM5041B version, both the high and low side buck
stage gate drivers are forced to a low state when the controller
is disabled. In the LM5041 and the LM5041B version, the
buck stage controller is disabled by either a low state at the
UVLO pin or a low state at the SS pin. Also in the LM5041B
version, the REF pin 5V regulator is not disabled by a UVLO
pin low state.
Features
Internal Start-up Bias Regulator
Programmable Line Under-Voltage Lockout (UVLO) with
Adjustable Hysteresis
Current Mode Control
Internal Error Amplifier with Reference
Cycle-by-cycle Over-Current Protection
Leading Edge Blanking
Programmable Push-Pull Overlap or Dead Time
Internal 1.5A Push-Pull Gate Drivers
Programmable Soft-Start
Programmable Oscillator with Sync Capability
Precision Reference
Thermal Shutdown
Applications
Telecommunication Power Converters
Industrial Power Converters
Multi-Output Power Converters
Packages
TSSOP-16
LLP-16 (5x5 mm) Thermally Enhanced
Typical Application Circuit
30086401
Simplified Cascaded Push-Pull Power Converter
© 2009 National Semiconductor Corporation 300864 www.national.com
LM5041B Cascaded PWM Controller
Connection Diagram
30086402
16-Lead TSSOP, LLP
Ordering Information
Order Number Package Type NSC Package Drawing Supplied As
LM5041BMTC TSSOP-16 MTC-16 92 Units per anti-static tube
LM5041BMTCX TSSOP-16 MTC-16 2500 Units on Tape and Reel
LM5041BSD LLP-16 SDA-16A Coming Soon
LM5041BSDX LLP-16 SDA-16A Coming Soon
Pin Descriptions
Pin # Pin
Name
Pin
Description Pin Application Information
1VIN Source Input Voltage Input to start-up regulator. Input range 15V to 100V.
2 FB Feedback Signal Inverting input for the internal error amplifier. The non-inverting input is connected to
a 0.75V reference.
3 COMP Output of the Internal
Error Amplifier
There is an internal 5 k resistor pull-up on this pin. The error amplifier provides an
active sink.
4 REF Precision 5 volt
reference output
Maximum output current: 10 mA. Locally decouple with a 0.1 µF capacitor. Reference
stays low until the VCC UV are satisfied.
5 HD Main Buck PWM
control output
Buck switch PWM control output. The maximum duty cycle clamp for this output
corresponds to an off time of typically 240 ns per cycle. The LM5101 or LM5102 Buck
stage gate driver can be used to level shift and drive the Buck switch MOSFET.
6 LD Buck Sync Switch
control output
Sync Switch control output. Inversion of HD output during normal operation. The
LM5101 or LM5102 lower drive can be used to drive the synchronous rectifier switch.
7VCC
Output of the internal
high voltage start-up
regulator. Regulated to
9 volts.
If an auxiliary winding raises the voltage on this pin above the regulation set-point, the
internal start-up regulator will shutdown, reducing the IC power dissipation.
8 PUSH Output of the push-pull
drivers Output of the push-pull gate driver. Output capability of 1.5A peak .
9 PULL Output of the push-pull
drivers Output of the push-pull gate driver. Output capability of 1.5A peak.
10 PGND Power ground Connect directly to analog ground.
11 AGND Analog ground Connect directly to power ground.
www.national.com 2
LM5041B
Pin # Pin
Name
Pin
Description Pin Application Information
12 CS Current sense input
Current sense input to the PWM comparator (current mode control). There is a 50 ns
leading edge blanking on this pin. If CS exceeds 0.5V, the PWM controller will go into
cycle by cycle current limit.
13 SS Soft-Start control
An external capacitor and an internal 10 µA current source, set the soft-start ramp.
Both HD and LD will be forced to a low state if the SS pin is below the shutdown
threshold of 0.45V.
14 TIME Push-Pull overlap and
dead time control
An external resistor (RSET) sets the overlap time or dead time for the push-pull outputs.
A resistor connected between TIME and GND produces overlap. A resistor connected
between TIME and REF produces dead time.
15 RT / SYNC Oscillator timing
resistor pin and sync
An external resistor sets the oscillator frequency. This pin will also accept an external
oscillator.
16 UVLO Line Under-Voltage
Shutdown
An external divider from the power source sets the shutdown levels. Threshold of
operation equals 2.5V. Hysteresis is set by a switched internal current source (20 µA).
LLP DAP SUB Die substrate
The exposed die attach pad of the LLP package should be connected to a PCB
thermal pad at ground potential. For additional information on using National
Semiconductor's No Pull Back LLP package, please refer to Application Note
AN-1187: Leadless Leadframe Package (LLP).
3 www.national.com
LM5041B
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
VIN to GND 100V
VCC to GND 16V
All Other Inputs to GND -0.3 to 7V
Junction Temperature 150°C
Storage Temperature
Range -65°C to +150°C
ESD Rating(Note 2) ±2 kV
Lead temperature (Note 3)
Wave 4 seconds at 260°C
Infrared 10 seconds at 240°C
Vapor Phase 75 seconds at 219°C
Operating Ratings (Note 1)
VIN 15 to 90V
Junction Temperature -40°C to +125°C
Electrical Characteristics
Unless otherwise stated the following conditions apply: VIN = 48V, VCC = 10V, RT = 26.7 k, RSET = 20 kΩ. (Note 4). Limits in
standard type are for TJ = 25°C only; limits in boldface type apply over the Operating Junction Temperature (TJ) range of -40°C
to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent
the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only.
Symbol Parameter Conditions Min Typ Max Units
Startup Regulator
VCC Reg VCC Regulation Open circuit 8.7 99.3 V
VCC Current Limit (Note 4) 15 25 - mA
I-VIN
Startup Regulator Leakage
(external Vcc Supply) VIN = 100V - 145 500 µA
Shutdown Current (Iin) UVLO = 0V, VCC = open - 350 450 µA
VCC Supply
VCC Under-Voltage Lock-Out
Threshold VCC rising VCC Reg -
400 mV
VCC Reg -
275 mV - V
VCC Under-Voltage Lock-Out
Hysteresis 1.7 2.1 2.6 V
Supply Current (ICC) CL = 0 - 3 4mA
Error Amplifier
GBW Gain Bandwidth - 3 - MHz
DC Gain - 80 - dB
Input Voltage VFB = COMP 0.735 0.75 0.765 V
COMP Sink Capability VFB = 1.5V, COMP= 1V 48 - mA
Reference Supply
VREF
Ref Voltage IREF = 0 mA 4.85 55.15 V
Ref Voltage Regulation IREF = 0 to 10 mA - 25 50 mV
Ref Current Limit 15 20 - mA
Current Limit
ILIM Delay to Output
CS Step from 0 to 0.6V
Time to Onset of OUT Transition
(90%)
CL = 0
- 40 - ns
Cycle by Cycle Threshold Voltage 0.45 0.5 0.55 V
Leading Edge Blanking Time - 50 - ns
CS Sink Current (clocked) CS = 0.3V 25 - mA
Soft-Start
Soft-Start Current Source 710 13 µA
Soft-Start to COMP Offset 0.35 0.55 0.75 V
Shutdown Threshold 0.25 0.5 0.75 V
www.national.com 4
LM5041B
Symbol Parameter Conditions Min Typ Max Units
Oscillator
Frequency1 RT = 26.7 k180
175 200 220
225 kHz
Frequency2 RT = 7.87 k515 600 685 kHz
Sync threshold - 3 3.5 V
PWM Comparator
Delay to Output COMP = 2V, CS stepped 0 to 0.4V
Time to onset of OUT transition low - 25 - ns
Max Duty Cycle TS = Oscillator Period - (Ts-240ns)
/ Ts - %
Min Duty Cycle COMP = 0V - - 0 %
COMP to PWM Comparator Gain - 0.32 -
COMP Open Circuit Voltage FB = 0V 4.1 4.8 5.5 V
COMP Short Circuit Current FB = 0V, COMP = 0V 0.6 11.4 mA
Slope Compensation
Slope Comp Amplitude Delta increase at PWM Comparator
to CS - 110 - mV
UVLO Shutdown
Under-Voltage Shutdown 2.44 2.5 2.56 V
Under-voltage Shutdown
Hysteresis Current Source 16 20 24 µA
Buck Stage Outputs
Output High level - 5 (VREF)- V
Output High Saturation IOUT = 10 mA, REF = VOUT - 0.5 1V
Output Low Saturation IOUT = −10 mA - 0.5 1V
Rise Time CL = 100 pF - 10 - ns
Fall Time CL = 100 pF - 10 - ns
Push-Pull Outputs
Overlap Time RSET = 20 k Connected to GND,
50% to 50% Transitions 60 90 120 ns
Dead Time RSET = 20k Connected to REF,
50% to 50% Transitions 65 95 125 ns
Output High Saturation IOUT = 50 mA
VCC - VOUT
- 0.25 0.5 V
Output Low Saturation IOUT = 100 mA - 0.5 1V
Rise Time CL = 1 nF - 20 ns
Fall Time CL = 1 nF - 20 - ns
Thermal Shutdown
TSD Thermal Shutdown Temp. - 165 - °C
Thermal Shutdown Hysteresis - 25 - °C
Thermal Resistance
θJA
Thermal Resistance
Junction to Ambient
TSSOP Package - 125 - °C/W
LLP Package - 32 - °C/W
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics.
Note 2: The human body model is a 100 pF capacitor discharged through a 1.5 k resistor into each pin. Test Method is per JESD-22-A114.
Note 3: For detailed information on soldering plastic TSSOP and LLP packages, please refer to Application Note AN-1520: A Guide to Board Layout for Best
Thermal Resistance for Exposed Packages , Application Note AN-1187: Leadless Leadframe Package (LLP) , or go to www.national.com/packaging for more
information.
Note 4: Device thermal limitations may limit usable range.
5 www.national.com
LM5041B
Typical Performance Characteristics
VCC and VIN vs VIN
30086408
VCC vs ICC
30086409
SS Pin Current vs Temp
30086415
Frequency vs RT
30086410
Overlap Time vs RSET
30086411
Dead Time vs RSET
30086412
www.national.com 6
LM5041B
Overlap Time vs Temp
30086413
Dead Time vs Temp
30086414
Error Amplifier Gain Phase
30086416
7 www.national.com
LM5041B
Block Diagram
Simplified Block Diagram
30086403
www.national.com 8
LM5041B
Detailed Operating Description
The LM5041B PWM controller contains all of the features
necessary to implement either current-fed or voltage-fed
push-pull or bridge power converters. These “Cascaded”
topologies are well suited for multiple output and higher power
applications. The LM5041B includes these four control out-
puts: the buck stage controls (HD and LD) and the push-pull
control outputs (PUSH and PULL). Push-pull outputs are driv-
en at 50% nominal duty cycle at one half of the switching
frequency of the buck stage and can be configured for either
a guaranteed overlap time (for current-fed applications) or a
guaranteed non-overlap time (for voltage-fed applications).
Push-pull stage MOSFETs can be driven directly from the in-
ternal gate drivers while the buck stage requires an external
driver such as the LM5102. The LM5041B includes a high-
voltage start-up regulator that operates over a wide input
range of 15V to 100V. The PWM controller is designed for
high-speed capability including an oscillator frequency range
up to 1 MHz and total propagation delays of less than 100 ns.
Additional features include line Under-Voltage Lock-Out
(UVLO), Soft-Start, an error amplifier, precision voltage ref-
erence, and thermal shutdown.
High Voltage Start-Up Regulator
The LM5041B contains an internal high-voltage start-up reg-
ulator, thus the input pin (Vin) can be connected directly to the
line voltage. The regulator output is internally current limited
to 15 mA. When power is applied, the regulator is enabled
and sources current into an external capacitor connected to
the Vcc pin. The recommended capacitance range for the Vcc
regulator is 0.1µF to 100 µF. When the voltage on the Vcc pin
reaches the regulation point of 9V, the internal voltage refer-
ence (REF) reaches its regulation point of 5V, and the soft-
start capacitor is charged above its shutdown threshold, the
controller outputs are enabled. The Buck stage outputs will
remain enabled until Vcc falls below 7V, the REF pin voltage
falls below approximately 3V, the SS pin is forced below the
0.45V shutdown threshold or the line Under-Voltage Lock-Out
detector indicates that Vin is out of range. The push-pull out-
puts continue switching until the REF pin voltage falls below
approximately 3V. In typical applications, an auxiliary trans-
former winding is connected through a diode to the Vcc pin.
This winding must raise the Vcc voltage above 9.3V to shut
off the internal start-up regulator. Powering VCC from an aux-
iliary winding improves efficiency while reducing the
controller's power dissipation. The recommended capaci-
tance range for the Vref regulator output is 0.1µF to 10 µF.
The external VCC capacitor must be sized such that the ca-
pacitor maintains a VCC voltage greater than 7V during the
initial start-up. During a fault mode when the converter auxil-
iary winding is inactive, external current draw on the VCC line
should be limited so the power dissipated in the start-up reg-
ulator does not exceed the maximum power dissipation of the
controller.
An external start-up or other bias rail can be used instead of
the internal start-up regulator by connecting the VCC and the
VIN pins together and feeding the external bias voltage into
the two pins.
Line Under-Voltage Detector
The LM5041B contains a line Under-Voltage Lock-Out
(UVLO) circuit. An external set-point resistor divider from
VIN to ground sets the operational range of the converter. The
divider must be designed such that the voltage at the UVLO
pin will be greater than 2.5V when VIN is in the desired oper-
ating range. If the Under-Voltage threshold is not met, both
HD and LD will be forced to low state and VCC regulator will
be disabled while the push-pull outputs continue switching
until the REF pin voltage falls below approximately 3V.
ULVO hysteresis is accomplished with an internal 20 µA cur-
rent source that is switched on or off into the impedance of
the set-point divider. When the UVLO threshold is exceeded,
the current source is activated to instantly raise the voltage at
the UVLO pin. When the UVLO pin falls below the 2.5V
threshold, the current source is turned off causing the voltage
at the UVLO pin to fall. The UVLO pin can also be used to
implement a remote enable / disable function. By shorting the
UVLO pin to ground, the converter can be disabled.
Buck Stage Control Outputs
The LM5041B Buck switch maximum duty cycle clamp en-
sures that there will be sufficient off time each cycle to
recharge the bootstrap capacitor used in the high side gate
driver. The Buck switch is guaranteed to be off, and the sync
switch on, for at least 250 ns per switching cycle. The Buck
stage control outputs (LD and HD) are CMOS buffers with
logic levels of 0 to 5V.
During any fault state or Under-Voltage off state, both HD and
LD state will be forced to low by the buck stage control.
Push-Pull Outputs
The push pull outputs operate continuously at a nominal 50%
duty cycle. A distinguishing feature of the LM5041B is the
ability to accurately configure either dead time (both-off) or
overlap time (both-on) on the complementary push-pull out-
puts. The overlap/dead time magnitude is controlled by a
resistor connected to the TIME pin on the controller. The TIME
pin holds one end of the resistor at 2.5V and the other end of
the resistor should be connected to either REF for dead time
control setting or to GND for overlap control. The polarity of
the current in the TIME is detected by the LM5041B The mag-
nitude of the overlap/dead time can be calculated as follows:
Overlap Time (ns) = (3.66 x RSET) + 7
Overlap Time in ns, RSET connected to GND, RSET in k
Dead Time (ns) = (3.69 x RSET) + 21
Dead Time in ns, RSET connected to REF, RSET in k
Recommended RSET programming range: 10 k to 100 k
Current-fed designs require a period of overlap to insure there
is a continuous path for the buck inductor current. Voltage-fed
designs require a period of dead time to insure there is no
time when the push-pull transformer acts as a shorted turn to
the low impedance sourcing node. The push-pull outputs al-
ternate continuously under all conditions provided REF the
voltage is greater than 3V.
9 www.national.com
LM5041B
30086404
PWM Comparator
The PWM comparator compares the slope compensated cur-
rent ramp signal to the loop error voltage from the internal
error amplifier (COMP pin). This comparator is optimized for
speed in order to achieve minimum controllable duty cycles.
The comparator polarity is such that 0V on the COMP pin will
produce zero duty cycle in the buck stage.
Error Amplifier
An internal high gain wide-bandwidth error amplifier is pro-
vided within the LM5041B. The amplifier’s non-inverting input
is tied to a 0.75V reference. The inverting input is connected
to the FB pin. In non-isolated applications the power converter
output is connected to the FB pin via the voltage setting re-
sistors. Loop compensation components are connected be-
tween the COMP and FB pins. For most isolated applications
the error amplifier function is implemented on the secondary
side of the converter and the internal error amp is not used.
The internal error amplifier is configured as an open drain
output and can be disabled by connecting the FB pin to
ground. An internal 5 k pull-up resistor between the 5V ref-
erence and the COMP pin can be used as the pull-up for an
opto-coupler in isolated applications.
Current Limit/Current Sense
The LM5041B provides cycle-by-cycle over-current protec-
tion. If the voltage at the CS comparator (CS pin voltage plus
slope comp voltage) exceeds 0.5V the present buck stage
duty cycle is terminated (cycle by cycle current limit). A small
RC filter located near the controller is recommended to filter
current sense signals at the CS pin. An internal MOSFET dis-
charges the external CS pin for an additional 50 ns at the
beginning of each cycle to reduce the leading edge spike that
occurs when the buck stage MOSFET is turned on.
The LM5041B current sense and PWM comparators are very
fast, and may respond to short duration noise pulses. Layout
considerations are critical for the current sense filter and
sense resistor. The capacitor associated with the CS filter
must be placed close to the device and connected directly to
the pins of the controller (CS and GND). If a current sense
transformer is used, both leads of the transformer secondary
should be routed to the sense resistor, which should also be
located close to the IC. A resistor may be used for current
sensing instead of a transformer, located in the push-pull
transistor sources, but a low inductance type of resistor is re-
quired. When designing with a sense resistor, all of the noise
sensitive low power grounds should be connected together
around the IC and a single connection should be made to the
high current power ground (sense resistor ground point).
Oscillator and Sync Capability
The LM5041B oscillator is set by a single external resistor
connected between the RT pin and GND. To set a desired
oscillator frequency (F), the necessary RT resistor can be
calculated from:
The buck stage will switch at the oscillator frequency and each
push-pull output will switch at half the oscillator frequency in
a push-pull configuration. The LM5041B can also be syn-
chronized to an external clock. The external clock must have
a higher frequency than the free running frequency set by the
RT resistor. The clock signal should be capacitively coupled
into the RT pin with a 100 pF capacitor. A peak voltage level
greater than 3V is required for detection of the sync pulse.
The sync pulse width should be set in the 15 ns to 150 ns
range by the external components. The RT resistor is always
required, whether the oscillator is free running or externally
synchronized. The voltage at the RT pin is internally regulated
to 2V. The RT resistor should be located very close to the
device and connected directly to the pins of the IC (RT and
GND).
www.national.com 10
LM5041B
Slope Compensation
The PWM comparator compares the current sense signal to
the voltage at the COMP pin. The output stage of the internal
error amplifier generally drives the COMP pin. At duty cycles
greater than 50%, current mode control circuits are subject to
sub-harmonic oscillation. By adding an additional fixed ramp
signal (slope compensation) to the current sense ramp, os-
cillations can be avoided. The LM5041B integrates this slope
compensation by buffering the internal oscillator ramp and
summing a current ramp generated by the oscillator internally
with the current sense signal. Additional slope compensation
may be provided by increasing the source impedance of the
current sense signal.
Soft-Start and Shutdown
The soft-start feature allows the power converter to gradually
reach the initial steady state operating point, thereby reducing
start-up stresses and surges. At power on, a 10 µA current is
sourced out of the soft-start pin (SS) to charge an external
capacitor. The capacitor voltage will ramp up slowly and will
limit the maximum duty cycle of the buck stage. In the event
of a fault as indicated by VCC Under-voltage, line Under-volt-
age the output drivers are disabled and the soft-start capacitor
is discharged to 0.7V. When the fault condition is no longer
present, a soft-start sequence will begin again and buck stage
duty cycle will gradually increase as the soft-start capacitor is
charged.
The SS pin also serves as an enable input of HD and LD. Both
HD and LD will be forced to a low state if the SS pin is below
the shutdown threshold of 0.45V.
Thermal Protection
Internal Thermal Shutdown circuitry is provided to protect the
integrated circuit in the event that the maximum junction tem-
perature is exceeded. When activated, typically at 165 de-
grees Celsius, the controller is forced into a low-power
standby state, disabling the output drivers and the bias regu-
lator. This feature is provided to prevent catastrophic failures
from accidental device overheating.
Differences Between LM5041,
LM5041A and LM5041B
There are five differences between LM5041, LM5041A and
LM5041B. In the LM5041A and the LM5041B versions, the
hiccup mode over-current protection is not employed and the
VCC bias regulator is not disabled by SS pin shutdown state.
In the LM5041B version, both HD and LD will be low state
when the PWM controller disabled. In the LM5041 and the
LM5041B version, PWM controller is disabled by either a UV-
LO pin low state or SS pin shutdown state. Also in the
LM5041B version, the REF pin output is not disabled by a
UVLO pin low state. However, if VCC does not receive power
from an external source, the UVLO pin low state will disable
the internal VCC regulator and a VCC under-voltage condition
will eventually disable REF as the VCC voltage falls.
Differences Between LM5041, LM5041A and LM5041B
ITEM LM5041 LM5041A LM5041B
Hiccup mode over-current protection Available N/A N/A
VCC disabled by SS shutdown Yes No No
REF disabled by UVLO pin low state Yes Yes No
BUCK controller disabled by SS shutdown Yes No Yes
BUCK driver states when the controller disabled HD : LOW
LD :HIGH
HD : LOW
LD : HIGH
HD : LOW
LD : LOW
Logic Table
MODE CONTROLS DEVICE PIN STATES
UVLO SS VCC REF HD LD PUSH&PULL
Normal
Operation HIGH -
LM5041
9V 5V PWM PWM 50% Duty CycleLM5041A
LM5041B
UVLO
Shutdown LOW -
LM5041
GND GND LOW HIGH LOWLM5041A
LM5041B LOW
SS
Shutdown HIGH LOW
LM5041 GND GND
LOW HIGH LOW
LM5041A 9V 5V 50% Duty Cycle
LM5041B LOW
11 www.national.com
LM5041B
Typical Application
30086406
FIGURE 1. Simplified Cascaded Half-Bridge
www.national.com 12
LM5041B
Application Circuit: Input 35V to 80V, Output 2.5V, 50A
30086407
13 www.national.com
LM5041B
Physical Dimensions inches (millimeters) unless otherwise noted
Molded TSSOP-16
NS Package Number MTC16
16-Lead LLP Surface Mount Package
NS Package Number SDA16A
www.national.com 14
LM5041B
Notes
15 www.national.com
LM5041B
Notes
LM5041B Cascaded PWM Controller
For more National Semiconductor product information and proven design tools, visit the following Web sites at:
Products Design Support
Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench
Audio www.national.com/audio App Notes www.national.com/appnotes
Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns
Data Converters www.national.com/adc Samples www.national.com/samples
Interface www.national.com/interface Eval Boards www.national.com/evalboards
LVDS www.national.com/lvds Packaging www.national.com/packaging
Power Management www.national.com/power Green Compliance www.national.com/quality/green
Switching Regulators www.national.com/switchers Distributors www.national.com/contacts
LDOs www.national.com/ldo Quality and Reliability www.national.com/quality
LED Lighting www.national.com/led Feedback/Support www.national.com/feedback
Voltage Reference www.national.com/vref Design Made Easy www.national.com/easy
PowerWise® Solutions www.national.com/powerwise Solutions www.national.com/solutions
Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero
Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic
Wireless (PLL/VCO) www.national.com/wireless Analog University® www.national.com/AU
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2009 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Technical
Support Center
Email: support@nsc.com
Tel: 1-800-272-9959
National Semiconductor Europe
Technical Support Center
Email: europe.support@nsc.com
National Semiconductor Asia
Pacific Technical Support Center
Email: ap.support@nsc.com
National Semiconductor Japan
Technical Support Center
Email: jpn.feedback@nsc.com
www.national.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic."Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Audio www.ti.com/audio Communications and Telecom www.ti.com/communications
Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers
Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps
DLP®Products www.dlp.com Energy and Lighting www.ti.com/energy
DSP dsp.ti.com Industrial www.ti.com/industrial
Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical
Interface interface.ti.com Security www.ti.com/security
Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community Home Page e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright ©2011, Texas Instruments Incorporated