© 2009 Microchip Technology Inc. DS41288F
PIC16F610/16HV610
PIC16F616/16HV616
Data Sheet
14-Pin, Flash-Based 8-Bit
CMOS Microcontrollers
DS41288F-page 2 © 2009 Microchip Technology Inc.
Information contained in this publication regarding device
applications a nd the lik e is p ro vided on ly for yo ur con ve nien ce
and may be supers eded by up dates. I t is you r r es ponsibil it y to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, dsPIC,
KEELOQ, KEELOQ logo, MPLAB, PIC , PI Cmi cro, PIC START,
rfPIC and UNI/O are registered trademarks of Microchip
Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,
MXDEV, MXLAB, SEEVAL and The Embedded Control
Solutions Company are registered trademarks of Microchip
Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard,
dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
ECONOMONIT OR, FanSense, HI-TIDE, In- Circuit Serial
Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified
logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code
Generation, PICC, PICC-18, PICDEM, PIC DEM .net, PICkit,
PICtail, PIC32 logo, REAL ICE, rfLAB, Select Mode, Total
Endurance, TSHARC, UniWinDriver, WiperLock and ZENA
are trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip T echnology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2009, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
Note the following details of the code protection feature on Microch ip devices:
Microchip products meet the specification contained in their particular Microchip Data Sheet.
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digit al Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperiph erals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
© 2009 Microchip Technology Inc. DS41288F-page 3
PIC16F610/616/16HV610/616
High-Performance RISC CPU:
Only 35 Instructions to Lea rn:
- All single-cycle instructions except branches
Ope rati ng Speed:
- DC – 20 MHz oscillator/clock input
- DC – 200 ns instruction cycle
Interrupt Capability
8-Level Deep Hardware Stack
Direct, Indirect and Relative Addressing modes
S pecial Microcontroller Features:
Precision Internal Oscillator:
- Factory calibrated to ±1%, typical
- User selectable frequency: 4 MHz or 8 MHz
Power-Saving Sleep mode
Voltage Rang e:
- PIC16F610/616: 2.0V to 5.5V
- PIC16HV610/616: 2.0V to user defined
maximum (see note)
Indus tri al and Extended Tem pe r atu re Ra nge
Power-on Reset (P OR)
Power-up Timer (PWRT) and Oscillator Start-up
Timer (OST)
Brown-out Reset (BOR)
Watchdog Timer (WDT) with Independent
Oscillator for Reliable Operation
Multiplexed Master Clear with Pull-up/Input Pin
Programmable Code Protection
High Endurance Flash:
- 10 0,000 write Flash endurance
- F lash r etention: > 40 y ears
Low-Power Features:
Standby Current:
- 50 nA @ 2.0V, typical
Ope rati ng Curren t:
-20μA @ 32 kHz, 2.0V, typica l
-220μA @ 4 MHz, 2.0V, typical
Watchdog Timer Current:
-1μA @ 2.0V, typical
Note: Voltage across internal shunt regulator
cannot exc ee d 5V.
Peripheral Feat ures:
Shunt Voltage Regulator (PIC16HV610/616 only):
- 5 volt regulati on
- 4 mA to 50 mA shunt range
11 I/O Pins and 1 Input Only
- High current source/sink for direct LED drive
- Interrupt-on-Change pins
- Individually programmable weak pull-ups
Analog Comparator mo dule with:
- Two analog comparators
- Programmable on-chip voltage reference
(CVREF) module (% of VDD)
- Fixed Voltage Reference
- Comparator inputs and outputs externally
accessible
-SR Latch
- Built-In Hysteresis (user selectable)
Timer0: 8-Bit Timer/Counter with 8-Bit
Programmable Prescaler
Enhanced Timer1:
- 16-bit timer/counter with prescaler
- External Timer1 Ga te (c ou nt enab le)
- Option to use OSC1 and OSC2 in LP mode
as Timer1 oscillator if INTOSC mode
selected
- Timer1 oscillator
In-C ircuit Seri al Prog ram mingTM (ICSPTM) via T wo
Pins
PIC16F616/16HV616 only:
A/D Converter:
- 10-bit resolution
- 8 external input channels
- 2 internal reference channels
Timer2: 8-Bit Timer/Counter with 8-Bit Period
Register, Prescaler and Postscaler
Enhanced Capture, Compare, PWM module:
- 1 6-bit Capture, max. resolution 12.5 n s
- 16-bit Compare, max. resolution 200 ns
- 10-bit PWM with 1, 2 or 4 output channels,
programmable “dead time”, max. frequency
20 kHz
14-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PIC16F610/616/16HV610/616
DS41288F-page 4 © 2009 Microchip Technology Inc.
PIC16F610/16HV610 14-Pin Diagram (PDIP, SOIC, TSSOP)
TABLE 1: PIC16F610/16HV610 14-PIN SUMMARY
Device Progra m Memory Data Memo ry I/O 10- bit A/D
(ch) Comparators Timers
8/16-bit Voltage Range
Flash
(words) SRAM (bytes)
PIC16F610 1024 64 11 2 1/1 2.0-5.5V
PIC16HV610 1024 64 11 2 1/1 2.0-user defined
PIC16F616 2048 128 11 8 2 2/1 2.0-5.5V
PIC16HV616 2048 128 11 8 2 2/1 2.0-user defined
I/O Pin Comparators Timer Interrupts Pull-ups Basic
RA0 13 C1IN+ IOC YICSPDAT
RA1 12 C12IN0- IOC Y ICSPCLK
RA2 11 C1OUT T0CKI INT/IOC Y
RA3(1) 4— IOCY
(2) MCLR/VPP
RA4 3 T1G IOC YOSC2/CLKOUT
RA5 2 T1CKI IOC Y OSC1/CLKIN
RC0 10 C2IN+
RC1 9 C12IN1-
RC2 8C12IN2-
RC3 7 C12IN3-
RC4 6C2OUT
RC5 5
1 VDD
—14 VSS
Note 1: Input only.
2: Only when pin is configured for external MCLR.
VDD
RA5/T1CKI/OSC1/CLKIN
RA4/T1G/OSC2/CLKOUT
RA3/MCLR/VPP
RC5
RC4/C2OUT
RC3/C12IN3-
VSS
RA0/C1IN+/ICSPDAT
RA1/C12IN0-/ICSPCLK
RA2/T0CKI/INT/C1OUT
RC0/C2IN+
RC1/C12IN1-
RC2/C12IN2-
PIC16F610/16HV610
1
2
3
4
5
6
7
14
13
12
9
11
10
8
© 2009 Microchip Technology Inc. DS41288F-page 5
PIC16F610/616/16HV610/616
PIC16F616/16HV616 14-Pin Diagram (PDIP, SOIC, TSSOP)
TABLE 2: PIC16F616/16HV616 14-PIN SUMMARY
I/O Pin Analog Comparators Timer CCP Interrupts Pull-ups Basic
RA0 13 AN0 C1IN+ IOC YICSPDAT
RA1 12 AN1/VREF C12IN0- IOC Y ICSPCLK
RA2 11 AN2 C1OUT T0CKI INT/IOC Y
RA3(1) 4— IOCY
(2) MCLR/VPP
RA4 3AN3 T1G IOC YOSC2/CLKOUT
RA5 2 T1CKI IOC Y OSC1/CLKIN
RC0 10 AN4 C2IN+
RC1 9 AN5 C12IN1-
RC2 8AN6 C12IN2- P1D
RC3 7 AN7 C12IN3- P1C —
RC4 6 C2OUT P1B
RC5 5 CCP1/P1A
1 VDD
—14 VSS
Note 1: Input only.
2: Only when pin is configured for external MCLR.
VDD
RA5/T1CKI/OSC1/CLKIN
RA4/AN3/T1G/OSC2/CLKOUT
RA3/MCLR/VPP
RC5/CCP1/P1A
RC4/C2OUT/P1B
RC3/AN7/C12IN3-/P1C
VSS
RA0/AN0/C1IN+/ICSPDAT
RA1/AN1/C12IN0-/VREF/ICSPCLK
RA2/AN2/T0CKI/INT/C1OUT
RC0/AN4/C2IN+
RC1/AN5/C12IN1-
RC2/AN6/C12IN2-/P1D
PIC16F616/16HV616
1
2
3
4
5
6
7
14
13
12
9
11
10
8
PIC16F610/616/16HV610/616
DS41288F-page 6 © 2009 Microchip Technology Inc.
PIC16F610/16HV610 16-Pin Diagram (QFN)
TABLE 3: PIC16F610/16HV610 16-PIN SUMMARY
I/O Pin Comparators Timers Interrupts Pull-ups Basic
RA0 12 C1IN+ IOC YICSPDAT
RA1 11 C12IN0- IOC Y ICSPCLK
RA2 10 C1OUT T0CKI INT/IOC Y
RA3(1) 3— IOCY
(2) MCLR/VPP
RA4 2 T1G IOC YOSC2/CLKOUT
RA5 1 T1CKI IOC Y OSC1/CLKIN
RC0 9C2IN+
RC1 8 C12IN1-
RC2 7C12IN2-
RC3 6 C12IN3-
RC4 5C2OUT
RC5 4
16 VDD
—13 VSS
Note 1: Input only.
2: Only when pin is configured for external MCLR.
1
2
3
49
10
11
12
5
6
7
8
16
15
14
13
PIC16F610/
PIC16HV610
RA5/T1CKI/OSC1/CLKIN
RA4/T1G/OSC2/CLKOUT
RA3/MCLR/VPP
RC5
VDD
NC
NC
VSS
RA0/C1IN+/ICSPDAT
RA1/C12IN0-/ICSPCLK
RA2/T0CKI/INT/C1OUT
RC0/C2IN1+
RC4/C2OUT
RC3/C12IN3-
RC2/C12IN2-
RC1/C12IN1-
© 2009 Microchip Technology Inc. DS41288F-page 7
PIC16F610/616/16HV610/616
PIC16F616/16HV616 16-Pin Diagram (QFN)
TABLE 4: PIC16F616/16HV616 16-PIN SUMMARY
I/O Pin Analog Comparators Timers CCP Interrupts Pull-ups Basic
RA0 12 AN0 C1IN+ IOC YICSPDAT
RA1 11 AN1/VREF C12IN0- IOC Y ICSPCLK
RA2 10 AN2 C1OUT T0CKI INT/IOC Y
RA3(1) 3— IOCY
(2) MCLR/VPP
RA4 2AN3 T1G IOC YOSC2/CLKOUT
RA5 1 T1CKI IOC Y OSC1/CLKIN
RC0 9AN4 C2IN+
RC1 8 AN5 C12IN1-
RC2 7AN6 C12IN2- P1D
RC3 6 AN7 C12IN3- P1C —
RC4 5 C2OUT P1B
RC5 4 CCP1/P1A
16 VDD
—13 VSS
Note 1: Input only.
2: Only when pin is configured for external MCLR.
1
2
3
49
10
11
12
5
6
7
8
16
15
14
13
PIC16F616/
PIC16HV616
RA5/T1CKI/OSC1/CLKIN
RA4/AN3/T1G/OSC2/CLKOUT
RA3/MCLR/VPP
RC5/CCP/P1A
VDD
NC
NC
VSS
RA0/AN0/C1IN+/ICSPDAT
RA1/AN1/C12IN0-/VREF/ICSPCLK
RA2/AN2/T0CKI/INT/C1OUT
RC0/AN4/C2IN1+
RC4/C2OUT/P1B
RC3/AN7/C12IN3-/P1C
RC2/AN6/C12IN2-/P1D
RC1/AN5/C12IN1-
PIC16F610/616/16HV610/616
DS41288F-page 8 © 2009 Microchip Technology Inc.
Table of Contents
1.0 Device Overview .......................................................................................................................................................................... 9
2.0 Memory O rganization ................................................................................................................................................................ 13
3.0 Oscillator Module ....................................................................................................................................................................... 27
4.0 I/O Ports ............................... ........................... ............................ ..................... ....... .................................................................. 33
5.0 Timer0 Module .......................................................................................................................................................................... 45
6.0 Timer1 Module with Gate Control .............................................................................................................................................. 49
7.0 Timer2 Module (PIC16F 616/16H V616 only) ............................................................................................................................. 55
8.0 Comparator Module ........................................................ .... .... ......... .... .... .... ......... .... .. .... ........................................................... 57
9.0 Analog-to-Digital Converter (ADC) Module (PIC16F616/16HV616 only) .................................................................................. 73
10.0 Enhanced Capture/Com pare/PW M (With Auto-Shutdown and Dead Band) Module (PIC16F616/16HV616 Only) .................. 85
11.0 Voltage Regulator .......................................... .. ......... .... .. .... .... ....... .... .. .... .... ....... .... .... ............................................................. 107
12.0 Special Features of th e CPU ......................... ..................... ............... ..................... ............. .................................................... 109
13.0 Instruction Set Summary.......................................................................................................................................................... 129
14.0 Development Support. .............................................................................................................................................................. 139
15.0 Electrical Specifications............................................................................................................................................................ 143
16.0 DC and AC Characteristics Graphs and Tables............................................................ .... ........... .... ........................................ 173
17.0 Packa g i n g In fo rmation............................ ..................... ........................... ..................... ............................................................. 197
Appendix A:Data Sheet Revision History............... .... .. ........... .... .. .... ......... .... .... .... ......... .... .... .... ....................................................... 205
Appendix B: Migrating from other PIC® Devices..................... ..................... ..................... ..................... ..................... ....................... 206
Index .............................................................................................................................. ...... ...... ..... ...... ...... ...... ..... .......... ...... ..... ...... 207
The Micro chip Web Site........ ..................... ........................... ..................... ........................... ............................................................. 211
Customer Change Notification Service .............................................................................................................................................. 211
Customer Support...................................................... ................. ................. ...... ................................................................................ 211
Reader Response.............................................................................................................................................................................. 212
Product Identification System............................................................................................................................................................. 213
Worldwide Sa les and Servic e ................. ..................... ..................... ..................... ............................................................................ 214
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers wit h the best docum entation possible to ensure s u cce ssf ul use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We
welcome your feedback.
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).
Errata
An errata sheet, describing minor operati onal differences from the data sheet and recommended workarounds, may exist for current
devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of
silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
Microchip’s Worldwide Web site; http://www.microchip.com
Your local Microchip sales office (see last page)
When contacting a sales office, please sp ecify which device, revision of silicon and data sheet (include literature number) you are
using.
Customer No tific atio n Syst em
Register on our web site at www.microchip.com to receive the most current information on all of our products.
© 2009 Microchip Technology Inc. DS41288F-page 9
PIC16F610/616/16HV610/616
1.0 DEVICE OVERVIEW
The PIC16F610/616/16HV610/616 is covered by this
data sheet. It is available in 14-pin PDIP, SOIC, TSSOP
and 16-pin QFN packages.
Block Diagrams and pinout descriptions of the devices
are as follows:
PIC16F610/16HV610 (Figure 1-1, Table 1-1)
PIC16F616/16HV616 (Figure 1-2, Table 1-2)
FIGURE 1-1: PIC16F610/1 6HV610 BL OC K DIAGRAM
Flash
Program
Memory
13 Data Bus 8
14
Program
Bus
Instruction Reg
Progra m Counter
RAM
File
Registers
Direct Ad dr 7
RAM Addr 9
Addr MU X
Indirect
Addr
FSR Reg
STATUS Reg
MUX
ALU
W Reg
Instruction
Decode and
Control
Timing
Generation
OSC1/CLKIN
OSC2/CLKOUT
PORTA
8
8
8
3
8-Level Stack 64 Bytes
1K X 14
(13-Bit)
Power-up
Timer
Oscillator
Start-up Timer
Power-on
Reset
Watchdog
Timer
MCLR VSS
Brown-out
Reset
Timer0
Timer1
RA0
RA1
RA2
RA3
RA4
RA5
2 Analog Comparators
T0CKI
INT
T1CKI
Configuration
Internal
Oscillator
T1G
PORTC
VDD
Block Shunt Regulator
(PIC16HV610 only)
RC0
RC1
RC2
RC3
RC4
RC5
C1IN+
C12IN0-
C12IN1-
C12IN2-
C12IN3-
C1OUT
C2IN+
C2OUT
Comparator Voltage Reference
Fixed Voltage Reference
PIC16F610/616/16HV610/616
DS41288F-page 10 © 2009 Microchip Technology Inc.
FIGURE 1-2: PIC16F616/1 6HV616 BL OC K DIAGRAM
Flash
Program
Memory
13 Data Bus 8
14
Program
Bus
Instruction Reg
Progra m Counter
RAM
File
Registers
Direct Ad dr 7
RAM Addr 9
Addr MU X
Indirect
Addr
FSR Reg
STATUS Reg
MUX
ALU
W Reg
Instruction
Decode and
Control
Timing
Generation
OSC1/CLKIN
OSC2/CLKOUT
PORTA
8
8
8
3
8-Level Stack 128 Bytes
2K X 14
(13-Bit)
Power-up
Timer
Oscillator
Start-up Timer
Power-on
Reset
Watchdog
Timer
MCLR VSS
Brown-out
Reset
Timer0
Timer1
RA0
RA1
RA2
RA3
RA4
RA5
2 Analog Comparators
T0CKI
INT
T1CKI
Configuration
Internal
Oscillator
VREF
T1G
PORTC
VDD
Timer2
Block Shunt Regulator
(PIC16HV616 only)
Analog-T o-Digital Converter
RC0
RC1
RC2
RC3
RC4
RC5
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
C1IN+
C12IN0-
C12IN1-
C12IN2-
C12IN3-
C1OUT
C2IN+
C2OUT
ECCP
CCP1/P1A
P1B
P1C
P1D
Comparator Voltage Reference
Fixed Voltage Reference
© 2009 Microchip Technology Inc. DS41288F-page 11
PIC16F610/616/16HV610/616
TABLE 1-1: PIC16F610/16HV610 PINOUT DESCRIPTION
Name Function Input
Type Output
Type Description
RA0/C1IN+/ICSPDAT RA0 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
C1IN+ AN Comparator C1 non-inverting input
ICSPDAT ST CMOS Serial Programmin g Data I/O
RA1/C12IN0-/ICSPCLK RA1 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
C12IN0- AN Comparat ors C 1 and C2 invert i ng inpu t
ICSPCLK ST Serial Programming Clock
RA2/T0CKI/INT/C1OUT RA2 ST CMOS PORTA I/O with prog. pull-up and interrupt-on-change
T0CKI ST Timer0 clock input
INT ST External Inte rru pt
C1OUT CMOS Comparator C1 output
RA3/MCLR/VPP RA3 TTL PORTA input with interrupt-on-change
MCLR ST Master Clear w/internal pull-up
VPP HV Programming vo ltage
RA4/T1G/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
T1G ST Timer1 gate (count enable)
OSC2 XTAL Crystal/Resonator
CLKOUT CMOS FOSC/4 output
RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
T1CKI ST Timer1 clock input
OSC1 XTAL Crystal/Resonator
CLKIN ST External clock input/RC oscillator connection
RC0/C2IN+ RC0 TTL CMOS PORTC I/O
C2IN+ AN Comparator C2 non-inverting input
RC1/C12IN1- RC1 TTL CMOS PORTC I/O
C12IN1- AN Comparat ors C 1 and C2 invert i ng inpu t
RC2/C12IN2- RC2 TTL CMOS PORTC I/O
C12IN2- AN Comparat ors C 1 and C2 invert i ng inpu t
RC3/C12IN3- RC3 TTL CMOS PORTC I/O
C12IN3- AN Comparat ors C 1 and C2 invert i ng inpu t
RC4/C2OUT RC4 TTL CMOS PORTC I/O
C2OUT CMOS Comparator C2 output
RC5 RC5 TTL CMOS PORTC I/O
VDD VDD Power Positive supply
VSS VSS Power Ground reference
Legend: AN = Analog input or output CMOS = CMOS compatible input or output HV = High Voltage
ST = Schmitt Trig ger input with CMOS levels TTL = TTL compatible input XTAL = Crystal
PIC16F610/616/16HV610/616
DS41288F-page 12 © 2009 Microchip Technology Inc.
TABLE 1-2: PIC16F616/16HV616 PINOUT DESCRIPTION
Name Function Input
Type Output
Type Description
RA0/AN0/C1IN+/ICSPDAT RA0 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
AN0 AN A/D Channel 0 input
C1IN+ AN Comparator C1 non-inverting input
ICSPDAT ST CMOS Serial Programmin g Data I/O
RA1/AN1/C12IN0-/VREF/ICSPCLK RA1 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
AN1 AN A/D Channel 1 input
C12IN0- AN Comparat ors C 1 and C2 invert i ng inpu t
VREF AN External Voltage Reference for A/D
ICSPCLK ST Serial Programming Clock
RA2/AN2/T0CKI/INT/C1OUT RA2 ST CMOS PORTA I/O with prog. pull-up and interrupt-on-change
AN2 AN A/D Channel 2 input
T0CKI ST Timer0 clock input
INT ST External Inte rru pt
C1OUT CMOS Comparator C1 output
RA3/MCLR/VPP RA3 TTL PORTA input with interrupt-on-change
MCLR ST Master Clear w/internal pull-up
VPP HV Programming vo ltage
RA4/AN3/T1G/OSC2/CLKOUT RA4 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
AN3 AN A/D Channel 3 input
T1G ST Timer1 gate (count enable)
OSC2 XTAL Crystal/Resonator
CLKOUT CMOS FOSC/4 output
RA5/T1CKI/OSC1/CLKIN RA5 TTL CMOS PORTA I/O with prog. pull-up and interrupt-on-change
T1CKI ST Timer1 clock input
OSC1 XTAL Crystal/Resonator
CLKIN ST External clock input/RC oscillator connection
RC0/AN4/C2IN+ RC0 TTL CMOS PORTC I/O
AN4 AN A/D Channel 4 input
C2IN+ AN Comparator C2 non-inverting input
RC1/AN5/C12IN1- RC1 TTL CMOS PORTC I/O
AN5 AN A/D Channel 5 input
C12IN1- AN Comparat ors C 1 and C2 invert i ng inpu t
RC2/AN6/C12IN2-/P1D RC2 TTL CMOS PORTC I/O
AN6 AN A/D Channel 6 input
C12IN2- AN Comparat ors C 1 and C2 invert i ng inpu t
P1D CMOS PWM output
RC3/AN7/C12IN3-/P1C RC3 TTL CMOS PORTC I/O
AN7 AN A/D Channel 7 input
C12IN3- AN Comparat ors C 1 and C2 invert i ng inpu t
P1C CMOS PWM output
RC4/C2OUT/P1B RC4 TTL CMOS PORTC I/O
C2OUT CMOS Comparator C2 output
P1B CMOS PWM output
RC5/CCP1/P1A RC5 TTL CMOS PORTC I/O
CCP1 ST CMOS Capture input/Compare output
P1A CMOS PWM output
VDD VDD Power Positive supply
VSS VSS Power Ground reference
Legend: AN = Analog input or output CMOS = CMOS compatible input or output HV = High Voltage
ST = Schmitt Trig ger input with CMOS levels TTL = TTL compatible input XTAL = Crystal
© 2009 Microchip Technology Inc. DS41288F-page 13
PIC16F610/616/16HV610/616
2.0 MEMORY ORGANIZATION
2.1 Program Memory Organization
The PIC16F610/616/16HV610/616 has a 13-bit
program counter capable of addressing an 8K x 14
program memory space. Only the first 1K x 14
(0000h-3FF) for the PIC16F610/16HV610 and the first
2K x 14 (0000h -07FFh) for the PIC16F61 6/16HV616 is
physically implemented. Accessing a location above
these boundaries will cause a wraparound within the
first 1K x 14 sp ac e (PIC 16F610 /16HV610 ) and 2K x 14
space (PIC16F616/16HV616). The Reset vector is at
0000h and the interrupt vector is at 0004h (see
Figure 2-1).
FIGURE 2-1: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC16F610/16HV610
FIGURE 2-2: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC16F616/16HV616
PC<12:0>
13
0000h
0004h
0005h
03FFh
0400h
1FFFh
Stack Level 1
Stack Level 8
Reset V ector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN
RETFIE, RETLW
Stack Level 2
PC<12:0>
13
0000h
0004h
0005h
07FFh
0800h
1FFFh
Stack Level 1
Stack Level 8
Reset V ector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN
RETFIE, RETLW
Stack Level 2
PIC16F610/616/16HV610/616
DS41288F-page 14 © 2009 Microchip Technology Inc.
2.2 Data Memory Organization
The data memory (see Figure 2-4) is partitioned into
two banks, which contain the General Purpose
Registers (GPR) and the Special Function Registers
(SFR). The Special Function Registers are located in
the first 32 locations of each bank.
PIC16F610/16HV610 Register locations 40h-7Fh in
Bank 0 are General Purpose Registers, implemented
as static RAM. PIC16F616/16HV616 Register
locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1
are General Purpose Registers, implemented as static
RAM. Register locations F0h-FFh in Bank 1 point to
addresses 70h-7Fh in Bank 0. All other RAM is
unimpl emented and returns ‘0’ when read. The R P0 b it
of the STATUS re gister is the bank select bit.
RP0
0Bank 0 is selected
1Bank 1 is selected
2.2.1 GEN ERAL PURPOSE REGISTER
FILE
The register file is organized as 64 x 8 in the
PIC16F610/16HV610 and 128 x 8 in the
PIC16F616/16HV616. Each register is accessed,
either d irectly or i ndirec tly, through the F ile Se lect Re g-
ister (FSR) (see Section 2.4 “Indirect Addressing,
INDF and FSR Registers”).
2.2.2 SPECIAL FUNCTION REGISTERS
The Special Function Registers are registers used by
the CPU and peripheral functions for controlling the
desired operation of the device (see Table 2-1). These
registers are static RAM.
The special registers can be classified into two sets:
core and peripheral. The Special Function Registers
associated with the “core” are described in this section.
Those related to the operation of the peripheral features
are described in the section of that peripheral feature.
Note: The IRP and RP1 bits of the STATUS
register are reserved and should always be
maintained as 0’s.
© 2009 Microchip Technology Inc. DS41288F-page 15
PIC16F610/616/16HV610/616
FIGURE 2-3: DATA MEMORY MAP OF
THE PIC16F 61 0/16 HV6 10 FIGURE 2-4: DATA MEMORY MAP OF
THE PIC16F 61 6/16 HV6 16
Indirect Addr.(1)
TMR0
PCL
STATUS
FSR
PORTA
PCLATH
INTCON
PIR1
TMR1L
TMR1H
T1CON
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
7Fh
Bank 0
Unimplemented data memory locations, read as0’.
Note 1: Not a physical register.
CM1CON0 SRCON0
General
Purpose
Registers
64 Bytes
SRCON1
File
Address File
Address
WPUA
IOCA
Indirect Addr.(1)
OPTION_REG
PCL
STATUS
FSR
TRISA
PCLATH
INTCON
PIE1
PCON
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
8Eh
8Fh
90h
91h
92h
93h
94h
95h
96h
97h
98h
99h
9Ah
9Bh
9Ch
9Dh
9Eh
9Fh
A0h
FFh
Bank 1
ANSEL
TRISC
PORTC
Accesses 70h-7Fh F0h
VRCON
CM2CON0
OSCTUNE
CM2CON1
3Fh
40h
Accesses 70h-7Fh 70h
6F
h
Indirect Addr.(1)
TMR0
PCL
STATUS
FSR
PORTA
PCLATH
INTCON
PIR1
TMR1L
TMR1H
T1CON
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
7Fh
Bank 0
Unimplemented data memory locations, read as0’.
Note 1: Not a physical register.
CM1CON0 SRCON0
General
Purpose
Registers
96 Bytes
SRCON1
File
Address File
Address
WPUA
IOCA
Indirect Addr.(1)
OPTION_REG
PCL
STATUS
FSR
TRISA
PCLATH
INTCON
PIE1
PCON
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
8Eh
8Fh
90h
91h
92h
93h
94h
95h
96h
97h
98h
99h
9Ah
9Bh
9Ch
9Dh
9Eh
9Fh
A0h
FFh
Bank 1
ADRESH
ADCON0
ADRESL
ADCON1
ANSEL
TRISC
PORTC
BFh
General
Purpose
Registers
32 Bytes
Accesses 70h-7Fh F0h
TMR2
T2CON
CCPR1L
CCPR1H
CCP1CON
PWM1CON
ECCPAS
VRCON
CM2CON0
OSCTUNE
PR2
CM2CON1
C0h
PIC16F610/616/16HV610/616
DS41288F-page 16 © 2009 Microchip Technology Inc.
TABLE 2-1: PIC16F610/616/16HV610/616 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0
Addr Name Bit 7 Bit 6 Bit 5 B it 4 B it 3 B it 2 Bit 1 Bit 0 Value on
POR, BOR Page
Bank 0
00h INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx 24, 116
01h TMR0 Timer0 Module’s Register xxxx xxxx 45, 116
02h PCL Program Counter’s (PC) Least Significant Byte 0000 0000 24, 116
03h STATUS IRP(1) RP1(1) RP0 TO PD ZDCC0001 1xxx 18, 116
04h FSR Indirect Data Memory Address Pointer xxxx xxxx 24, 116
05h PORTA RA5 RA4 RA3 RA2 RA1 RA0 --x0 x000 33, 116
06h Unimplemented
07h PORTC RC5 RC4 RC3 RC2 RC1 RC0 --xx 00xx 42, 116
08h Unimplemented
09h Unimplemented
0Ah PCLATH —— Write Buffer for upper 5 bits of Program Counter ---0 0 000 24, 116
0Bh INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0 000 20, 116
0Ch PIR1 —ADIF
(2) CCP1IF(2) C2IF C1IF —TMR2IF
(2) TMR1IF -000 0-00 22, 116
0Dh Unimplemented
0Eh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx 49, 116
0Fh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx 49, 116
10h T1CON T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000 52, 116
11h TMR2(2) Timer2 Module Regi ster 0000 0000 55, 116
12h T2CON(2) TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 56, 116
13h CCPR1L(2) Capture/Compare/PWM Register 1 Low Byte xxxx xxxx 86, 116
14h CCPR1H(2) Capture/Co mpare/PWM Register 1 High Byte xxxx xxxx 86, 116
15h CCP1CON(2) P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000 85, 116
16h
PWM1CON
(2)
PRSEN PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0 0000 0000 85, 116
17h ECCPAS(2) ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1 PSSBD0 0000 0000 102, 116
18h Unimplemented
19h VRCON C1VREN C2VREN VRR FVREN VR3 VR2 VR1 VR0 0000 0000 72, 116
1Ah CM1CON0 C1ON C1OUT C1OE C1POL C1R C1CH1 C1CH0 0000 -000 62, 116
1Bh CM2CON0 C2ON C2OUT C2OE C2POL C2R C2CH1 C2CH0 0000 -000 63, 116
1Ch CM2CON1 MC1OUT MC2OUT T1ACS C1HYS C2HYS T1GSS C2SYNC 00-0 0010 65, 116
1Dh Unimplemented
1Eh ADRESH(2,3) Most Significant 8 bits of the left shifted A/D result or 2 bits of right shifted result xxxx xxxx 80, 116
1Fh ADCON0(2) ADFM VCFG CHS3 CHS2 CHS1 CHS0 GO/DONE ADON 0000 0000 78, 116
Legend: – = Unimpl em ent ed locat io ns rea d as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note 1: IRP and RP1 bits are reserved, always maintain these bits clear.
2: PIC16F6 16/16HV6 16 onl y.
3: Read-only register.
© 2009 Microchip Technology Inc. DS41288F-page 17
PIC16F610/616/16HV610/616
TABLE 2-2: PIC16F610/616/16HV610/616 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1
Addr Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Va lue on
POR, BOR Page
Bank 1
80h INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx 24, 116
81h OPTION_REG RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 19, 116
82h PCL Program Counter’s (PC) Least Significant Byte 0000 0000 24, 116
83h STATUS IRP(1) RP1(1) RP0 TO PD ZDCC0001 1xxx 18, 116
84h FSR Indirect Data Memory Address Pointer xxxx xxxx 24, 116
85h TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 33, 116
86h Unimplemented
87h TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 --11 1111 42, 116
88h Unimplemented
89h Unimplemented
8Ah PCLATH Write Buffer for upper 5 bits of Program Counter ---0 0000 24, 116
8Bh INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 20, 116
8Ch PIE1 —ADIE
(3) CCP1IE(3) C2IE C1IE —TMR2IE
(3) TMR1IE -000 0-00 21, 116
8Dh Unimplemented
8Eh PCON —PORBOR ---- --qq 23, 116
8Fh Unimplemented
90h OSCTUNE TUN4 TUN3 TUN2 TUN1 TUN0 ---0 0000 31, 117
91h ANSEL ANS7 ANS6 ANS5 ANS4 ANS3(3) ANS2(3) ANS1 ANS0 1111 1111 34, 117
92h PR2(3) Timer2 Module Period Register 1111 1111 55, 117
93h Unimplemented
94h Unimplemented
95h WPUA WPUA5 WPUA4 WPUA2 WPUA1 WPUA0 --11 -111 35, 117
96h IOCA IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0 --00 0000 35, 117
97h Unimplemented
98h Unimplemented
99h SRCON0 SR1 SR0 C1SEN C2REN PULSS PULSR SRCLKEN 0000 00-0 69, 117
9Ah SRCON1 SRCS1 SRCS0 00-- ---- 69, 117
9Bh Unimplemented
9Ch Unimplemented
9Dh Unimplemented
9Eh ADRESL(3,4) Least Significant 2 bits of the left shifted result or 8 bits of the right shifted result xxxx xxxx 80, 117
9Fh ADCON1(3) ADCS2 ADCS1 ADCS0 ————-000 ---- 79, 117
Legend: – = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note 1: IRP and RP1 bits are reserved, always maintain these bits clear.
2: RA3 pull-up is enabled when MCLRE is ‘1’ in the Configuration Word register.
3: PIC16F616/16HV616 only.
4: Read-only Register.
PIC16F610/616/16HV610/616
DS41288F-page 18 © 2009 Microchip Technology Inc.
2.2.2.1 STATUS Register
The S TATUS registe r, shown in R e gis ter 2-1, co nt a ins :
the arithmetic s tatus of the ALU
the Reset status
the bank select bits for data memory (RAM)
The STATUS register can be the destination for any
instruction, like any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabl ed. These bit s are set or clea red according to the
device logic. Furthermore, the TO and PD bits are not
writable. Therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
For exam ple, CLRF STATUS, will clear the upper three
bits and set the Z bit. This leaves the STATUS register
as ‘000u u1uu’ (where u = unchanged).
It is recommended, therefore, that only BCF, BSF,
SWAPF and MOVWF instructions are used to alter the
STATUS register, because these instructions do not
affect any Status bits. For other instructions not affect-
ing any Status bits, see the Section 13.0 “Instruction
Set Summary”.
Note 1: Bits IRP and RP1 of the STATUS register
are not used by the
PIC16F610/616/16HV610/616 and
should be maintained as clear. Use of
these b its is n ot reco mmen ded, since this
may affect upward compatibility with
future products.
2: The C and DC bits operate as a Borrow
and Digit Borrow out bit, respectively, in
subtraction. See the SUBLW and SUBWF
instructions for examples.
REGISTER 2-1: STAT US: STATUS REGISTER
Reserved Reserved R/W-0 R-1 R-1 R/W-x R/W-x R/W-x
IRP RP1 RP0 TO PD ZDCC
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 IRP: This bit is reserved and should be maintained as ‘0
bit 6 RP1: This bit is reserved and should be maintained as ‘0
bit 5 RP0: Register Bank Select bit (used for direct addressing)
1 = Bank 1 (80h FFh)
0 = Bank 0 (00h 7Fh)
bit 4 TO: Time-out bit
1 = After power-up, CLRWDT inst ructio n or SLEEP instruction
0 = A WDT time-out occurred
bit 3 PD: Power-down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
bit 2 Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero
bit 1 DC: Digit Carry/Borrow bit (ADDWF, ADDLW,SUBLW,SUBWF instructions), For Borrow, the polarity is reversed.
1 = A carry-out from the 4th low-order bit of the result occurred
0 = No carry-out from the 4th low-order bit of the result
bit 0 C: Carry/Borrow bit(1) (ADDWF, ADDLW, SUBLW, SUBWF instructions)
1 = A carry-out from the Most Significant bit of the result occurred
0 = No carry-out from the Most Significant bit of the result occurred
Note 1: For Borrow , the polarity is reversed. A subtraction is executed by adding the two’s complement of the second operand.
For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.
© 2009 Microchip Technology Inc. DS41288F-page 19
PIC16F610/616/16HV610/616
2.2.2.2 OPTION Register
The OPTION register is a readable and writable regis-
ter, which contains various control bits to configure:
Timer0/WDT prescaler
Extern al R A2/INT interrupt
•Timer0
Weak pu ll-ups on P ORTA
Note: To achieve a 1:1 prescaler assignment for
Timer0, assign the prescaler to the WDT
by setting PSA bit to ‘1’ of the OPTION
register. See Section 5.1.3 “Software
Programmable Prescaler”.
REGISTER 2-2: OPTION_REG: OPTION REGIST ER
R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 RAPU: PORTA Pull-up Enable bit
1 = PORTA pull- ups are disabled
0 = PORTA pull-ups are enabled by individual PORT latch values
bit 6 INTEDG: Interrupt Edge Select bit
1 = Interrupt on rising edge of RA2/INT pin
0 = Interrupt on falling edge of RA2/INT pin
bit 5 T0CS: Timer0 Clock Source Select bit
1 = Transit ion on RA2/T0CKI pin
0 = Internal instruction cycle clo ck (FOSC/4)
bit 4 T0SE: Timer0 Source Edge Select bit
1 = Increment on high-to-low transition on RA 2/T0CKI pin
0 = Increment on low-to-high transition on RA2/T0CKI pin
bit 3 PSA: Prescaler Assignme nt bit
1 = Prescaler is assigned to the WDT
0 = Prescaler is assigned to the Timer0 module
bit 2-0 PS<2:0>: Prescaler Rate Select bits
000
001
010
011
100
101
110
111
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
1 : 256
1 : 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
BIT VALUE TIMER0 RATE WD T RATE
PIC16F610/616/16HV610/616
DS41288F-page 20 © 2009 Microchip Technology Inc.
2.2.2.3 INTCON Register
The INTCON register is a readable and writable
register, which c ontains the various enable and flag bit s
for TMR0 register overflow, PORTA change and
external RA2/INT pin interrupts.
Note: Interru pt flag bi ts are s et when an interrupt
conditi on occ urs, regar dless o f the s tate of
its corresponding enable bit or the global
enable bit, GIE of the INTCON register.
User software should ensure the
appropriate interrupt flag bits are clear
prior to enabling an interrupt.
REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
GIE PEIE T0IE INTE RAIE T0IF INTF RAIF
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 GIE: Global Interrupt Enable bit
1 = Enables all unmasked interrupts
0 = Disables all interrupts
bit 6 PEIE: Peripheral Interrupt Enable bit
1 = Enables all unmasked peripheral interrupts
0 = Disables all peripheral interrupts
bit 5 T0IE: Timer0 Overfl ow Interru pt Enab le bit
1 = Enables the Timer0 interrupt
0 = Disables the Timer0 interrupt
bit 4 INTE: RA2/INT External Interrupt Enable bit
1 = Enables the RA2/INT external interrupt
0 = Disables the RA2/INT external interrupt
bit 3 RAIE: PORTA Change Interrupt Enable bit(1)
1 = Enables the PORTA change interrupt
0 = Disables the PORTA change interrupt
bit 2 T0IF: Timer0 Overflow Interrupt Flag bit(2)
1 = Timer0 register has overflowed (must be cleared in software)
0 = Timer0 register did not overflow
bit 1 INTF: RA2/INT External Interrupt Flag bit
1 = The RA2/INT external interrupt occurred (must be cleared in software)
0 = The RA2/INT external interrupt did not occur
bit 0 RAIF: PORTA Change Interrupt Flag bit
1 = When at least one of the PORTA <5:0> pins changed state (must be cleared in software)
0 = None of the PORTA <5:0> pins have changed state
Note 1: IOCA register must also be enabled.
2: T0IF bit is set when TMR0 rolls over. TMR0 is unchanged on Reset and should be initialized before
clearing T0IF bit.
© 2009 Microchip Technology Inc. DS41288F-page 21
PIC16F610/616/16HV610/616
2.2.2.4 PIE1 Register
The PIE1 register contains the peripheral interrupt
enable bits, as shown in Register 2-4.
Note: Bit PEIE of the INTCON register must be
set to enable any peripheral interrupt.
REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1
U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0
—ADIE
(1) CCP1IE(1) C2IE C1IE —TMR2IE
(1) TMR1IE
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 Unimplemented: Read as ‘0
bit 6 ADIE: A/D Converter (ADC) Interrupt Enable bit(1)
1 = Enables the ADC interrupt
0 = Disables the ADC interrupt
bit 5 CCP1IE: CCP1 Interrupt Enable bit(1)
1 = Enables the CCP1 interrupt
0 = Disabl es the CCP 1 interrupt
bit 4 C2IE: Comparator C2 Interrupt Enable bit
1 = Enables the Comparator C2 interrupt
0 = Disables the Comparator C2 interrupt
bit 3 C1IE: Comparator C1 Interrupt Enable bit
1 = Enables the Comparator C1 interrupt
0 = Disables the Comparator C1 interrupt
bit 2 Unimplemented: Read as ‘0
bit 1 TMR2IE: Timer2 to PR2 Match Interrupt Enable bit(1)
1 = Enables the Timer2 to PR2 match interrupt
0 = Disables the Timer2 to PR2 match interrupt
bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit
1 = Enables the Timer1 overflow interrupt
0 = Disables the Timer1 overflow interrupt
Note 1: PIC16F616/16HV616 only. PIC16F610/16HV610 unimplemented, read as ‘0’.
PIC16F610/616/16HV610/616
DS41288F-page 22 © 2009 Microchip Technology Inc.
2.2.2.5 PIR1 Register
The PIR1 register contains the peripheral interrupt flag
bits, as shown in Register 2-5.
Note: Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the global
enable bit, GIE of the INTCON register . User
software should ensure the appropriate
interru pt flag bits are clear prior t o enabling
an interrupt.
REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1
U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0
—ADIF
(1) CCP1IF(1) C2IF C1IF —TMR2IF
(1) TMR1IF
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 Unimplemented: Read as ‘0
bit 6 ADIF: A/D Interrupt Flag bit(1)
1 = A/D conversion complete
0 = A/D conversion has not completed or has not been started
bit 5 CCP1IF: CCP1 Interrupt Flag bit(1)
Capture mode:
1 = A TMR1 register capture occurred (must be cleared in software)
0 = No TMR1 register captu re occurred
Compare mode:
1 = A TMR1 register compare match occurred (must be cleared in software)
0 = No TMR1 register compare match occurred
PWM mode:
Unused in this mode
bit 4 C2IF: Comparator C2 Interrupt Flag bit
1 = Comparator C2 output has changed (must be cleared in software)
0 = Comparator C2 output has not changed
bit 3 C1IF: Comparator C1 Interrupt Flag bit
1 = Comparator C1 output has changed (must be cleared in software)
0 = Comparator C1 output has not changed
bit 2 Unimplemented: Read as ‘0
bit 1 TMR2IF: Timer2 to PR2 Match Interrupt Flag bit(1)
1 = Timer2 to PR2 match occurred (must be cleared in software)
0 = Timer2 to PR2 match has not occurred
bit 0 TMR1IF: Timer1 Overflow Interrupt Flag bit
1 = Timer1 register overflowed (must be cleared in software)
0 = Timer1 has not overflowed
Note 1: PIC16F616/16HV616 only. PIC16F610/16HV610 unimplemented, read as ‘0’.
© 2009 Microchip Technology Inc. DS41288F-page 23
PIC16F610/616/16HV610/616
2.2.2.6 PCON Register
The Power Control (PCON) register (see Table 12-2)
cont ains flag bits to differentiat e betwe en a:
Power-on Reset (POR)
Brown-out Reset (BOR)
Watchdog Timer Reset (WDT)
External MCLR Reset
The PCON reg ister also controls the sof tware enable of
the BOR.
The PCON register bits are shown in Register 2-6.
REGISTER 2-6: PCON: POWER CONTROL REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0(1)
—PORBOR
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-2 Unimplemented: Read as ‘0
bit 1 POR: Power-on Reset Status bit
1 = No Power-on Reset occurred
0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0 BOR: Brown-out Reset Status bit
1 = No Brown-out Reset occurred
0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
Note 1: Reads as ‘0’ if Brown-out Reset is disabled.
PIC16F610/616/16HV610/616
DS41288F-page 24 © 2009 Microchip Technology Inc.
2.3 PCL and PCLATH
The Program Counter (PC) is 13 bits wide . The low byt e
comes from the PCL register, which is a readable and
writable register . The high byte (PC<12:8>) is not direc tly
readable or writable and comes from PCLATH. On any
Reset, the PC is cleared. Figure 2-5 shows the two
situations for the loading of the PC. The upper example
in Figure 2-5 shows how the PC is loaded on a write to
PCL (PCLATH<4:0> PCH). The lower example in
Figure 2-5 shows how the PC is loa ded during a CALL or
GOTO instru ctio n (P CLATH<4:3> PCH).
FIGURE 2-5: LOADING OF PC IN
DIFFERENT SITUATIONS
2.3.1 MODIFYING PCL
Executing any instruction with the PCL register as the
destination simultaneously causes the Program
Counter PC<12:8> bits (PCH) to be replaced by the
content s of the PCLATH regist er. This allows the e ntire
contents of the program counter to be changed by
writing the desired upp er 5 bits to the PCL A TH register.
When the lower 8 bits are written to the PCL register,
all 13 bits of the program counter will change to the
values contained in the PCLATH register and those
being written to the PCL register.
A computed GOTO is ac co mp li shed by addin g an offset
to the program counter (ADDWF PCL). Care should be
exercised when jumping into a look-up table or
program branch table (computed GOTO) by modifying
the PCL register. Assuming that PCLATH is set to the
table start address, if the table length is greater than
255 instructions or if the lower 8 bits of the memory
address rolls over from 0xFF to 0x00 in the middle of
the table, then PCLATH must be incremented for each
address rollover that occurs between the table
beginning and the target location within the table.
For more information refer to Application Note AN556,
Implementing a Table Read” (DS00556).
2.3.2 STACK
The PIC16F610/616/16HV610/616 Family has an
8-level x 13-bit wide hardware stack (see Figure 2-1).
The stack space is not part of either program or data
spac e and the S t ack Pointe r is not readable or writ able.
The PC is PUSHed onto the stack when a CALL
instructi on is exe cuted o r an i nterrup t cau ses a bran ch.
The st ack is POP ed in the event o f a RETURN, RE TLW
or a RETFIE instruction execution. PCLATH is not
affected by a PUSH or POP operation.
The stack operates as a circular buffer . This means that
aft er the stack has been PUSHed eig ht times, the ninth
push ove rwrites the val ue that w as s tored from the first
push. The tent h pu sh overwrit es t he s ec ond push (and
so on).
2.4 Indirect Addressi ng, INDF and
FSR Registers
The INDF re gister is not a physical register . Ad dressing
the INDF register will cause indirect addressing.
Indirect addressing is possible by using the INDF
register. Any instruction using the INDF register
actually accesses data pointed to by the File Select
Register (FSR). Reading INDF itself indirectly will
produce 00h. Writing to the INDF register indirectly
results in a no operation (although Status bits may be
affected). An effective 9-bit address is obtained by
concatenating the 8-bit FSR and the IRP bit of the
STATUS register, as shown in Figure 2-7.
A simpl e prog ram to c lear RAM locati on 40 h-4Fh using
indirect addressing is shown in Example 2-1.
EXAMPLE 2-1: INDIRECT ADDRESSING
PC
12 8 7 0
5PCLATH<4:0>
PCLATH
Instruction with
ALU Result
GOTO, CALL
OPCODE <10:0>
8
PC
12 11 10 0
11
PCLATH<4:3>
PCH PCL
87
2
PCLATH
PCH PCL
PCL as
Destination
Note 1: There are no Status bits to indicate stack
overflow or stack underflow conditions.
2: There are no instructions/mnemonics
called PUSH or POP. These are actions
that occur from the execution of the
CALL, RETURN, RETLW and RETFIE
instructions or the vectoring to an
interrupt address.
MOVLW 0x40 ;initialize pointer
MOVWF FSR ;to RAM
NEXT CLRF INDF ;clear INDF register
INCF FSR, F ;inc pointer
BTFSS FSR,4 ;all done?
GOTO NEXT ;no clear next
CONTINUE ;yes continue
© 2009 Microchip Technology Inc. DS41288F-page 25
PIC16F610/616/16HV610/616
FIGURE 2-6: DIRECT/INDIRECT ADDRESSING PIC16F610/16HV610
FIGURE 2-7: DIRECT/INDIRECT ADDRESSING PIC16F616/16HV616
Data
Memory
Indirect AddressingDirect Addressing
Bank Select Location Select
RP1(1) RP0 6 0
From Opcode IRP(1) File Select Register
70
Bank Select Location Select
00 01 10 11 180h
1FFh
00h
7Fh Bank 0 Bank 1 Bank 2 Bank 3
NOT USED(2)
For memory map detail, see Figure 2-3.
Unimplemented data memory locations, read as 0’.
Note 1: The RP1 and IRP bits are reserved; always maintain these bits clear.
2: Accesses in Bank 2 and Bank 3 are mirrored back into Bank 0 and Bank 1, respectively.
Data
Memory
Indirect AddressingDirect Addressing
Bank Select Location Select
RP1(1) RP0 6 0
From Opcode IRP(1) File Select Register
70
Bank Select Location Select
00 01 10 11 180h
1FFh
00h
7Fh
Bank 0 Bank 1 Bank 2 Bank 3
NOT USED(2)
For memory map detail, see Figure 2-4.
Unimplemented data memory locations, read as 0’.
Note 1: The RP1 and IRP bits are reserved; always maintain these bits clear.
2: Accesses in Bank 2 and Bank 3 are mirrored back into Bank 0 and Bank 1, respectively.
PIC16F610/616/16HV610/616
DS41288F-page 26 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 27
PIC16F610/616/16HV610/616
3.0 OSCILLATOR M ODU LE
3.1 Overview
The Oscillator module has a wide variety of clock
sources and selection features that allow it to be used
in a wide range of applicati ons while maximizing perfor-
mance and minimizing power consumption. Figure 3-1
illustrates a block diagram of the Oscillator module.
Clock sources can be configured from external
oscilla tors, quartz crystal resonators , ceramic resonators
and Resistor-Capacitor (RC) circuits. In addition, the
system clock source can be configured with a choice of
two selectable speeds: internal or external system clock
source.
The Os cillator mod ule can be c onfigured in one of eig ht
clock modes.
1. EC – External clock with I/O on O SC2/CLKOU T.
2. LP – 32 kHz Low-Power Crystal mode.
3. XT – Medium Gain Crystal or Ceramic Resonator
Oscillator mode.
4. HS – High Gain Crystal or Ceramic Resonator
mode.
5. RC – External Resistor-Capacitor (RC) with
FOSC/4 output on OSC2/CLKOUT.
6. RCIO – External Resistor-Capacitor (RC) with
I/O on OSC2/CLKOUT.
7. INTOSC – Internal oscillator with FOSC/4 output
on OSC2 and I/O on OSC1/CLKIN.
8. INTOSCIO – Internal oscillator with I/O on
OSC1/CLKIN and OSC2/CLKOUT.
Clock Source modes are configured by the FOSC<2:0>
bits in the Configuration Word register (CONFIG). The
Internal Oscillator module provides a selectable
system clock mode of either 4 MHz (Postscaler) or
8 MHz (INTOSC).
FIGURE 3-1: PI C® MCU CLOCK SOURCE BLOCK DIAGRAM
(CPU and Peripherals)
OSC1
OSC2
Sleep
External Oscillator
LP, XT, HS, RC, RCIO, EC
System Clock
MUX
FOSC<2:0>
(Configuration Word Register)
Internal Oscillator
INTOSC
8 MHz
Postscaler
4 MHz
INTOSC
IOSCFS
PIC16F610/616/16HV610/616
DS41288F-page 28 © 2009 Microchip Technology Inc.
3.2 Clock Source Modes
Clock Source modes can be classified as external or
internal.
Extern al C lock m odes re ly on exte rnal c ircuitry fo r
the clock source. Examples are: Oscillator mod-
ules (EC mode), quartz crystal resonators or
ceramic resonators (LP, XT and HS modes) and
Resistor-Capacitor (RC) mode circuits.
Internal clock sources are contained internally
within the Oscillator module. The Oscillator
module has two selectable clock frequencies:
4 M Hz and 8 MHz
The syste m cl oc k can be selected betw ee n ex tern al or
internal clock sources via the FOSC<2:0> bits of the
Configuration Word register.
3.3 External Clock Modes
3.3.1 EC MODE
The External Clock (EC) mode allows an externally
generated logic level as the system clock source. When
operating in this mode, an external clock source is
connected to the OSC1 input and the OSC2 is available
for general purpose I/O. Figure 3-2 shows the pin
connections for EC mode.
The Oscillator Start-up Timer (OST) is disabled when
EC mode is selected. Therefore, there is no delay in
operation after a Power-on Reset (POR) or wake-up
from Sleep. Because the PIC® MCU design is fully
static, stopping the external clock input will have the
effect of halting the device while leaving all data intact.
Upon restarting the external clock, the device will
resume operation as if no time had elapsed.
FIGURE 3-2: EXTERNAL CLOCK (EC)
MODE OPERATION
3.3.2 OSCILLATOR START-UP TIMER
(OST)
If the Oscillator module is configured for LP, XT or HS
modes, the Oscillator Start-up Timer (OST) counts
1024 oscillations from OSC1. This occurs following a
Power-on Reset (POR) and when the Power-up Ti mer
(PWRT) has expired (if configured), or a wake-up from
Sleep. During this time, the program counter does not
increment and program execution is suspended. The
OST ensures that the oscillator circuit, using a quartz
cryst al res onator o r ce ramic res onator, has st arted an d
is providing a stable system clock to the Oscillator
module. When switching between clock sources, a
delay is required to allow the new clock to stabilize.
These oscillator delays are shown in Table 3-1.
TABLE 3-1: OSCILLATOR DELAY EXAMPLES
OSC1/CLKIN
OSC2/CLKOUT(1)
I/O
Clock from
Ext. System PIC® MCU
Note 1: Alternate pin functions are listed in the
Section 1.0 “Device Overview.
Switch From Switch To Frequency Oscillator Delay
Sleep/POR INTOSC 4 MHz to 8 MHz Oscillator Warm-Up Delay (TWARM)
Sleep/POR EC, RC DC – 20 MHz 2 Instruction Cycles
Sleep/POR LP, XT, HS 32 kHz to 20 MHz 1024 Clock Cycles (OST)
© 2009 Microchip Technology Inc. DS41288F-page 29
PIC16F610/616/16HV610/616
3.3.3 LP, XT, HS MODES
The LP, XT and HS modes support the use of quartz
crystal resonators or ceramic resonators connected to
OSC1 a nd OSC2 (Figur e 3-3). The mod e selects a low ,
medium or high gain setting of the internal inverter-
amplifi er to support vari ous resonator typ es and spee d.
LP Oscillator mode selects the lowest gain setting of
the internal inverter-amplifier. LP mode current
consum ption is the least of the three modes. This mode
is designed to drive only 32.768 kHz tuning-fork type
crystals (watch crystals).
XT Oscillator mode selects the intermediate gain
setting of the internal inverter-amplifier. XT mode
current c onsumption is the medium of the three mo des.
This mode is best suited to drive resonators with a
medium drive level specification.
HS Oscillator mode selects the highest gain setting of
the internal inverter-amplifier. HS mode current
consumption is the highest of the three modes. This
mode is best suited for resonators that require a high
drive setting.
Figure 3-3 and Figure 3-4 show typical circuits for
quartz crystal and ceramic resonators, respectively.
FIGURE 3-3: QUARTZ CRYSTAL
OPERATION (LP, XT OR
HS MODE)
FIGURE 3-4: CERAMIC RESONATOR
OPERATION
(XT OR HS MODE)
Note 1: A series resistor (RS) may be required for
quartz crystals with low drive level.
2: The value of RF varies with the Oscillator mode
selected (typically between 2 MΩ to 10 MΩ).
C1
C2
Quartz
RS(1)
OSC1/CLKIN
RF(2) Sleep
To Internal
Logic
PIC® MCU
Crystal
OSC2/CLKOUT
Note 1: Quartz crystal characteristics vary according
to type, package and manufacturer. The
user should consult the manufacturer data
sheet s for sp ecifi catio ns an d reco mmen ded
application.
2: Always veri fy os ci lla tor performance ov er
the VDD and temperature range that is
expected for the application.
3: For oscillator de sign assistance, re ference
the following Microchip Applications Notes:
• AN826, “Crystal Oscillator Basics and
Crystal Selection for rfPIC® and PIC®
Devices” (DS00826)
• AN849, “Basic PIC® Oscillator Design
(DS00849)
• AN943, “Practical PIC® Oscillator
Analysis and Design” (DS00943)
• AN949, “Making Your Oscillator Work
(DS00949)
Note 1: A series resistor (RS) may be required for
ceramic resonators with low drive level.
2: The value of RF varies with the Oscillator mode
selected (typically between 2 MΩ to 10 MΩ).
3: An additional parallel feedback resistor (RP)
may be required for proper ceramic resonator
operation.
C1
C2 Ceramic RS(1)
OSC1/CLKIN
RF(2) Sleep
To Internal
Logic
PIC® MCU
RP(3)
Resonator OSC2/CLKOUT
PIC16F610/616/16HV610/616
DS41288F-page 30 © 2009 Microchip Technology Inc.
3.3.4 EXTERN AL RC MODES
The external Resistor-Capacitor (RC) modes support
the use of an external RC circuit. This allows the
designer maximum flexibility in frequency choice while
keeping costs to a minimum when clock accuracy is not
required. There are two modes: RC and RCIO.
In RC mode, the RC circuit connects to OSC1. OSC2/
CLKOUT outputs the RC oscillator frequency divided
by 4. This signal may be used to provide a clock for
external circuitry, synchronization, calibration, test or
other application requirements. Figure 3-5 shows the
external RC mode connections.
FIGURE 3-5: EXTERNAL RC MODES
In RCIO mode, the RC circuit is connected to OSC1.
OSC2 becomes an additional general purpose I/O pin.
The RC oscillator frequency is a function of the supply
voltage, the resis tor (REXT) and cap aci tor (CEXT) values
and the operating temperature. Other factors affecting
the oscillator frequency are:
threshold voltage variation
component tolerances
packa ging vari ations in c apacitance
The user also needs to take into account variation due
to tolerance of external RC components used.
3.4 Internal Clock Modes
The Oscillator module provides a selectable system
clock source of either 4 MHz or 8 MHz. The selectable
frequency is configured through the IOSCFS bit of the
Configuration Word.
The frequency of the internal oscillator can be can be
user-adjusted via software using the OSCTUNE
register.
3.4.1 INTOSC AND INTOSCIO MODES
The INTOSC and INTOSCIO modes configure the
internal oscillators as the system clock source when
the devi ce is pr ogrammed using the o scillato r selectio n
or the FOSC<2:0> bits in the Configuration Word
register (CONFIG). See Section 12.0 “Special
Features of the CPU” for more information.
In INTOSC mode, OSC1/ CLKIN is av ailable for general
purpose I/O. OSC2/CLKOUT outputs the selected
internal oscillator fre quency divide d by 4. The CLKO UT
signal may be used to provide a clock for external
circuitry, synchronization, calibration, test or other
application requirements.
In INTOSCIO mode, OSC1/CLKIN and OSC2/CLKOUT
are available for general purpose I/O.
OSC2/CLKOUT(1)
CEXT
REXT
PIC® MCU
OSC1/CLKIN
FOSC/4 o r
Internal
Clock
VDD
VSS
Recommended values: 10 kΩ REXT 100 kΩ, <3V
3 kΩ REXT 100 kΩ, 3-5V
CEXT > 20 pF, 2-5V
Note 1: Alternate pin functions are listed in
Section 1.0 “Device Overview”.
2: Output depends upon RC or RCIO Clo ck
mode.
I/O(2)
© 2009 Microchip Technology Inc. DS41288F-page 31
PIC16F610/616/16HV610/616
3.4.1.1 OSCTUNE Register
The oscillator is factory calibrated but can be adjusted
in software by writing to the OSCTUNE register
(Register 3-1).
The default value of the OSCTUNE register is 0’. The
value is a 5-bit two’s complement number.
When the OSCTUNE register is modified, the frequenc y
will begin shifting to the new frequency. Code execution
continues during this shif t. There is no indication that the
shift has occurred.
TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
REGISTER 3-1: OSCTUNE: OSCILLATOR TUNING REGISTER
U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
TUN4 TUN3 TUN2 TUN1 TUN0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-5 Unimplemented: Read as ‘0
bit 4-0 TUN<4:0>: Frequency Tuning bits
01111 = Maximu m frequency
01110 =
00001 =
00000 = Oscillator module is running at the manufacturer calibrated frequency.
11111 =
10000 = Minimum fre quency
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets(1)
CONFIG(2) IOSCFS CP MCLRE PWRTE WDTE FOSC2 FOSC1 FOSC0
OSCTUNE —— TUN4 TUN3 TUN2 TUN1 TUN0 ---0 0000 ---u uuuu
Legend: x = unknown, u = unchanged, = unimplemented locations read as0’. Shaded cells are not used by oscillators.
Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
2: See Configuration Word register (Register 12-1) for operation of all register bits.
PIC16F610/616/16HV610/616
DS41288F-page 32 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 33
PIC16F610/616/16HV610/616
4.0 I/O PORTS
There are as many as eleven gen eral purpose I/ O pins
and an input pin available. Depending on which
peripherals are enabled, some or all of the pins may not
be available as general purpose I/O. In general, when a
peripheral is enabled, the associated pin may not be
used as a general purpose I/O pin .
4.1 PORTA and the TRISA Registers
PORTA is a 6-bit wide, bidirectional port. The
corresponding data direction register is TRISA
(Register 4-2). Setting a TRISA bit (= 1) will make the
corresponding PORTA pin an input (i.e., disable the
output driver). Clearing a TRISA bit (= 0) will make the
corresponding PORT A p in an output (i.e., enables outp ut
driver and puts the contents of the output latch on the
selected pin). The exception is RA3, which is input only
and its TRIS bit will always read as ‘1’. Example 4-1
shows how to ini tial ize PO R TA.
Reading the PORTA register (Register 4-1) reads the
status of the pins, whereas writing to it will write to the
PORT latch. All write operations are read-modify-write
operations. Therefore, a write to a port implies that the
port pins are read, this value is modified and then
written to the PORT data latch. RA3 reads ‘0’ when
MCLRE = 1.
The TRISA register controls the direction of the
PORTA pins, even when they are being used as
analog inputs. The user must ensure the bits in the
TRISA register are maintained set when using them as
analog inputs. I/O pins configured as analog input
always read ‘0’.
EXAMPLE 4- 1: INITIALIZING PORTA
Note: The ANSEL register must be initialized to
configure an analog channel as a digital
input. Pi ns configu red as analo g inputs will
read ‘0’ and cannot generate an interrupt.
BCF STATUS,RP0 ;Bank 0
CLRF PORTA ;Init PORTA
BSF STATUS,RP0 ;Bank 1
CLRF ANSEL ;digital I/O
MOVLW 0Ch ;Set RA<3:2> as inputs
MOVWF TRISA ;and set RA<5:4,1:0>
;as outputs
BCF STATUS,RP0 ;Bank 0
REGISTER 4-1: PORTA: PORTA REGISTER
U-0 U-0 R/W-x R/W-0 R-x R/W-0 R/W-0 R/W-0
RA5 RA4 RA3 RA2 RA1 RA0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 Unimplemented: Read as ‘0
bit 5-0 RA<5:0>: PORTA I/O Pin bit
1 = PORTA pin is > VIH
0 = PORTA pin is < VIL
REGISTER 4-2: TRISA: PORTA TRI-STATE REGISTER
U-0 U-0 R/W-1 R/W-1 R-1 R/W-1 R/W-1 R/W-1
TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 Unimplemented: Read as ‘0
bit 5-0 TRISA<5:0>: PORTA Tri-St ate Control bit
1 = PORTA pin configured as an input (tri-stated)
0 = PORTA pin configured as an output
Note 1: TRISA<3> always reads ‘1’.
2: TRISA<5:4> always reads1’ in XT, HS and LP Oscillator modes.
PIC16F610/616/16HV610/616
DS41288F-page 34 © 2009 Microchip Technology Inc.
4.2 Additional Pin Functions
Every PORTA pin on the PIC16F610/616/16HV610/
616 has an interrupt-on-change opti on and a weak pull-
up option. The next three sections describe these
functions.
4.2.1 ANSEL REGISTER
The ANSEL register is used to configure the Input
mode of an I/O pin to analog. Setting the appropriate
ANSEL bit hi gh wil l ca us e all digi t al read s on the pi n to
be rea d as 0’ and allow analog functions on the pin to
operate correctly.
The state of the ANSEL bits has no affect on digital
output functions. A pin with TRIS clear and ANSEL set
will still operate as a digital output, but the Input mode
will be analog. This can cause unexpected behavior
when executing read-modify-write instructions on the
affec ted port.
4.2.2 W EAK PULL-UPS
Each of the PORTA pins, except RA3, has an
individually configurable internal weak pull-up. Control
bits WPUAx enable or disable each pull-up. Refer to
Re gi st er 4- 4. Each weak pull-up is automatical ly turned
off when the port pin is configured as an output. The
pull-ups are disabled on a Power-on Reset by the
RAPU bit of the OPTION register). A weak pull-up is
automatically enabled for RA3 when configured as
MCLR and disabled when RA3 is an input. There is no
software control of the MCLR pull-up.
4.2.3 INTERRUPT-ON-CHANGE
Each PORTA pin is individually configurable as an
interrupt-on-change pin. Control bits IOCAx enable or
disable the interrupt function for each pin. Refer to
Register 4-5. The interrupt-on-change is disabled on a
Power-on Reset.
For enabled interrupt-on-change pins, the values are
comp ared with the old val ue latch ed on the la st read of
PORTA. The ‘mismatch’ outputs of the last read are
OR’d tog ether to set the PO RTA Change Interrupt Flag
bit (RAIF) in the INTCON register (Register 2-3).
This interrupt can wake the device from Sleep. The
user, in the Interrupt Service Routine, clears the
interrupt by :
a) Any read or write of PORTA. This will end the
mismatch condition, then,
b) Clear the flag bit RAIF.
A mism at c h c ond it i on wi ll cont i n ue to s et f lag bi t RA IF.
Reading PORTA will end the mismatch condition and
allow flag bit RAIF to be cleared. The latch holding the
last read value is not affected by a MCLR nor BOR
Reset. Af ter these reset s, the RAIF flag will continu e to
be set if a mismatch is present.
Note: If a change on the I/O pin should occur
when any PORTA operation is being
execute d, then the RAIF i nterrupt flag ma y
not get set.
REGISTER 4-3: ANSEL: ANALOG SELECT REGISTER
R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
ANS7 ANS6 ANS5 ANS4 ANS3(2) ANS2(2) ANS1 ANS0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-0 ANS<7:0>: Analog Select bits
Analog select between analog or digital function on pins AN<7:0>, respectively.
1 = Analog input. Pin is assigned as analog input(1).
0 = Digital I/O. Pin is assigned to port or special function.
Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and
interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow
external control of the voltage on the pin.
2: PIC16F616/HV616.
© 2009 Microchip Technology Inc. DS41288F-page 35
PIC16F610/616/16HV610/616
REGISTER 4-4: WPUA: WEAK PULL-UP PORTA REGISTER
U-0 U-0 R/W-1 R/W-1 U-0 R/W-1 R/W-1 R/W-1
WPUA5 WPUA4 WPUA2 WPUA1 WPUA0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 Unimplemented: Read as0
bit 5-4 WPUA<5:4>: Weak Pull-up Control bits
1 = Pull-up enabled
0 = Pull-up disabled
bit 3 Unimplemented: Read as0
bit 2-0 WPUA<2:0>: Weak Pull-up Control bits
1 = Pull-up enabled
0 = Pull-up disabled
Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.
2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).
3: The RA3 pull-up is enabled when configured as MCLR and disabled as an input in the Configuration
Word.
4: WPUA<5:4> always reads ‘1’ in XT, HS and LP Oscillator modes.
REGISTER 4-5: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER
U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 Unimplemented: Read as0
bit 5-0 IOCA<5:0>: Interrupt-on-change PORTA Control bit
1 = Interrupt-on-change enabled
0 = Interrupt-on-change disabled
Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.
2: IOCA<5:4> always reads1’ in XT, HS and LP Oscillator modes.
PIC16F610/616/16HV610/616
DS41288F-page 36 © 2009 Microchip Technology Inc.
4.2.4 PIN DESCRIPTIONS AND
DIAGRAMS
Each PORTA pin is multiplexed with other functions.
The pins and their combined functions are briefly
described here. For specific information about
individual functions such as the Comparator or the
ADC, refer to the appro priate sect ion in this data s heet.
4.2.4.1 RA0/AN0(1)/C1IN+/ICSPDAT
Figure 4-1 shows th e diagr am for thi s pin. Th e RA0 pi n
is configurable to function as one of the following:
a general purpose I/O
an analog input for the ADC(1)
an analog non-inverting input to the comparator
In-C ircuit S erial Progr amming data
4.2.4.2 RA1/AN1(1)/C12IN0-/VREF(1)/
ICSPCLK
Figur e 4-1 sh ows the di agram fo r this pi n. The RA1 pi n
is configurable to function as one of the following:
a genera l purpo se I/O
an analog input for the ADC(1)
an analog inverting input to the comparator
a voltage reference input for the ADC(1)
In-Circuit Serial Programming clock
FIGURE 4-1: BLOCK DIAGRAM OF RA<1:0>
Note 1: PIC16F616/16HV616 only.
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
VDD
D
EN
Q
D
EN
Q
Weak
RD PORTA
RD
WR
WR
RD
WR
IOCA
RD
IOCA
Interrupt-on-
To Comparator
Analog(1)
Input Mode
RAPU
Analog(1)
Input Mode
Change
Q1
WR
RD
WPUA
Data Bus
WPUA
PORTA
TRISA
TRISA
PORTA
Note 1: Comparator mo de and ANSEL determines Analog Input mode.
2: Set has priority over Reset.
3: PIC16F6 16/16HV6 16 onl y.
To A/D Converter(3)
I/O Pin
S(2)
R
Q
From other
RA<5:1> pins (RA0)
Write0’ to RAIF RA<5:2, 0> pins (RA1)
© 2009 Microchip Technology Inc. DS41288F-page 37
PIC16F610/616/16HV610/616
4.2.4.3 RA2/AN2(1)/T0CKI/INT/C1OUT
Figure 4-2 shows th e diagr am f or this pin. Th e RA2 pi n
is configurable to function as one of the following:
a general purpose I/O
an analog input for the ADC(1)
the clock inpu t for TMR0
an external edge triggered interrupt
a digital output from Comparator C1
FIGURE 4-2: BLOCK DIAGRAM OF RA2
Note 1: PIC16F616/16HV616 only.
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
VDD
D
EN
Q
D
EN
Q
Weak
RD PORTA
RD
WR
WR
RD
WR
IOAC
RD
IOAC
Interrupt-on-
To INT
Analog(1)
Input Mode
RAPU
Analog(1)
Input Mode
Change
Q1
WR
RD
WPUA
Data Bus
WPUA
PORTA
TRISA
TRISA
PORTA
Note 1: Comparator mode and ANSEL determines Analog Input mode.
2: Set has priority over Reset.
3: PIC16F6 16/16HV6 16 onl y.
To A/D Converter(3)
I/O Pin
S(2)
R
Q
From other
RA<5:3, 1:0> pins
Write0’ to RAIF
0
1
C1OE
C1OE
Enable
To Timer0
PIC16F610/616/16HV610/616
DS41288F-page 38 © 2009 Microchip Technology Inc.
4.2.4.4 RA3/MCLR/VPP
Figure 4-3 shows th e diagr am for thi s pin. Th e RA3 pi n
is configurable to function as one of the following:
a general purpose input
as Master Clear Reset with weak pull-up
High Voltage Programming voltage input
FIGURE 4-3: BLOCK DIAGRAM OF RA3
VSS
D
Q
CK
Q
D
EN
Q
Data Bus
RD PORTA
RD
PORTA
WR
IOCA
RD
IOCA
Reset MCLRE
RD
TRISA VSS
D
EN
Q
MCLRE
VDD
Weak
MCLRE
Q1
Input
Pin
Interrupt-on-
Change
S(1)
R
Q
From other
Write ‘0’ to RAIF
Note 1: Set has priority over Reset
RA<5:4, 2:0> pins
© 2009 Microchip Technology Inc. DS41288F-page 39
PIC16F610/616/16HV610/616
4.2.4.5 RA4/AN3(1)/T1G/OSC2/CLKOUT
Figure 4-4 shows th e diagr am f or this pin. Th e RA4 pi n
is configurable to function as one of the following:
a general purpose I/O
an analog input for the ADC(1)
a Timer1 gat e (coun t enabl e)
a crystal/reso na tor con nec tio n
a clock output
FIGURE 4-4: BLOCK DIAGRAM OF RA4
Note 1: PIC16F616/16HV616 only.
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
VDD
D
EN
Q
D
EN
Q
Weak
Analog
Input Mode
Data Bus
WR
WPUA
RD
WPUA
RD
PORTA
WR
PORTA
WR
TRISA
RD
TRISA
WR
IOCA
RD
IOCA
FOSC/4
To A/ D Converte r(5)
Oscillator
Circuit
OSC1
CLKOUT
0
1
CLKOUT
Enable
Enable
Analog(3)
Input Mode
RAPU
RD PORTA
To T1G
INTOSC/
RC/EC(2)
CLK(1)
Modes
CLKOUT
Enable
Note 1: CLK modes are XT, HS, LP, TMR1 LP and CLKOUT Enable.
2: With CLKOUT option.
3: Analog Input mode comes from ANSEL.
4: Set has priority over Reset.
5: PIC16F616/16HV616 only.
Q1
I/O Pin
Interrupt-on-
Change
S(4)
R
Q
From other
Write ‘0’ to RAIF
RA<5, 3:0> pins
PIC16F610/616/16HV610/616
DS41288F-page 40 © 2009 Microchip Technology Inc.
4.2.4.6 RA5/T1CKI/OSC1/CLKIN
Figure 4-5 shows th e diagr am for thi s pin. Th e RA5 pi n
is configurable to function as one of the following:
a genera l purpo se I/O
a Timer1 cl ock input
a crystal/reso na tor con nec tio n
a cl oc k inpu t
FIGURE 4-5: BLOCK DIAGRAM OF RA5
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
D
Q
CK
Q
VDD
D
EN
Q
D
EN
Q
Weak
Data Bus
WR
WPUA
RD
WPUA
RD
PORTA
WR
PORTA
WR
TRISA
RD
TRISA
WR
IOCA
RD
IOCA
To Timer1
INTOSC
Mode
RD PORTA
INTOSC
Mode
RAPU
OSC2
Note 1: Timer1 LP Oscillator enabled.
2: Set has pri o rity over Reset.
TMR1LPEN(1)
Oscillator
Circuit
Q1
I/O Pin
Interrupt-on-
Change
S(2)
R
Q
From other
RA<4:0> pins
Write ‘0’ to R AIF
© 2009 Microchip Technology Inc. DS41288F-page 41
PIC16F610/616/16HV610/616
TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets
ANSEL ANS7 ANS6 ANS5 ANS4 ANS3(1) ANS2(1) ANS1 ANS0 1111 1111 1111 1111
CM1CON0 C1ON C1OUT C1OE C1POL C1R C1CH1 C1CH0 0000 -000 0000 -000
CM2CON0 C2ON C2OUT C2OE C2POL C2R C2CH1 C2CH0 0000 -000 0000 -000
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
IOCA IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0 --00 0000 --00 0000
OPTION_REG RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111
PORTA RA5 RA4 RA3 RA2 RA1 RA0 --x0 x000 --u0 u000
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
WPUA —WPUA5WPUA4 WPUA2 WPUA1 WPUA0 --11 -111 --11 -111
Legend: x = unknown, u = unchanged, – = unimplemented locations read as ‘0’. Shaded cells are not used by PORTA.
Note 1: For PIC16F616/HV616 only.
PIC16F610/616/16HV610/616
DS41288F-page 42 © 2009 Microchip Technology Inc.
4.3 PORTC and the TRISC Registers
PORTC is a general purpose I/O port consisting of 6
bidirec tional pins . The pins can b e con figured for e ither
digital I/O or analog input to A/D Converter (ADC) or
Comparator. For specific information about individual
functio ns such a s the Enhan ced CCP or t he ADC , refer
to the appropriate section in this data sheet.
EXAMPLE 4-2: INITIALI ZING PORTC
Note: The ANSEL register must be initialized to
configure an analog channel as a digital
input. Pi ns configu red as analo g inputs will
read ‘0’ and canno t gene rate an inte rrup t .
BCF STATUS,RP0 ;Bank 0
CLRF PORTC ;Init PORTC
BSF STATUS,RP0 ;Bank 1
CLRF ANSEL ;digital I/O
MOVLW 0Ch ;Set RC<3:2> as inputs
MOVWF TRISC ;and set RC<5:4,1:0>
;as outputs
BCF STATUS,RP0 ;Bank 0
REGISTER 4-6: PORTC: PORTC REGISTER
U-0 U-0 R/W-x R/W-x R/W-0 R/W-0 R/W-x R/W-x
RC5 RC4 RC3 RC2 RC1 RC0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 Unimplemented: Read as0
bit 5-0 RC<5:0>: PORTC I/O Pin bit
1 = PORTC pin is > VIH
0 = PORTC pin is < VIL
REGISTER 4-7: TRISC: PORTC TRI-STATE REGISTER
U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 Unimplemented: Read as0
bit 5-0 TRISC<5:0>: PORTC Tri-State Control bit
1 = PORTC pin configured as an input (tri-stated)
0 = PORTC pin configured as an output
© 2009 Microchip Technology Inc. DS41288F-page 43
PIC16F610/616/16HV610/616
4.3.1 RC0/AN4(1)/C2IN+
The RC0 is configurable to function as one of the
following:
a general purpose I/O
an analog input for the ADC(1)
an analog non-inverting input to Comparator C2
4.3.2 RC1/AN5(1)/C12IN1-
The RC1 is configurable to function as one of the
following:
a general purpose I/O
an analog input for the ADC(1)
an analog inverting input to the comparator
FIGURE 4-6: BLOCK DIAGRAM OF RC0
AND RC1
4.3.3 RC2/AN6(1)/C12IN2-/P1D(1)
The RC2 is configurable to function as one of the
following:
a genera l purpo se I/O
an analog input for the ADC(1)
an analog input to Comparators C1 and C2
a digit al output from the Enhanced C CP(1)
4.3.4 RC3/AN7(1)/C12IN3-/P1C(1)
The RC3 is configurable to function as one of the
following:
a genera l purpo se I/O
an analog input for the ADC(1)
an a nalog i n v erting input to Co m parat ors C1 and
C2
a digit al output from the Enhanced C CP(1)
FIGURE 4-7: BLOCK DIAGRAM OF RC2
AND RC3
Note 1: PIC16F616/16HV616 only.
I/O Pin
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
Data Bus
WR
PORTC
WR
TRISC
RD
TRISC
To A/D Converter
RD
PORTC
Analog Input
Mode(1)
To Comparators
Note 1: Analog Input mode comes from ANSEL or
Comparator mode.
Note 1: PIC16F616/16HV616 only.
I/O Pin
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
Data Bus
WR
PORTC
WR
TRISC
RD
TRISC
To A/D Converter
RD
PORTC
Analog Input
Mode(1)
0
1
CCPOUT
CCPOUT(2)
Enable
Note 1: Analog Input mode comes from ANSEL.
2: PIC16F616/16HV616 only.
PIC16F610/616/16HV610/616
DS41288F-page 44 © 2009 Microchip Technology Inc.
4.3.5 RC4/C2OUT/P1B(1)
The RC4 is configurable to function as one of the
following:
a general purpose I/O
a digital output from Comparator C2
a digital output from the Enhanced CCP(1)
FIGURE 4-8: BLOCK DIAGRAM OF RC4
4.3.6 RC5/CCP1(1)/P1A(1)
The RC5 is configurable to function as one of the
following:
a genera l purpo se I/O
a digital input/output for the Enhanced CCP(1)
FIGURE 4-9: BLOCK DIAGRAM OF RC5
PIN
TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
Note 1: PIC16F616/16HV616 only.
2: Enabling both C2OUT and P1B will cause
a conflict on RC4 and create unpredict able
results. Therefore, if C2OUT is enabled,
the ECCP can not be used in Half-Bridge
or Full-Bridge mode and vice-versa.
I/O Pin
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
Data Bus
WR
PORTC
WR
TRISC
RD
TRISC
RD
PORTC
0
1
Note 1: Port/Peripheral Select signals selects between
PORT data and peripheral output.
C2OE
CCP1M<3:0>
C2OE
C2OUT
CCP1M<3:0>
CCPOUT/P1B
Note 1: PIC16F616/16HV616 only.
I/O Pin
VDD
VSS
D
Q
CK
Q
D
Q
CK
Q
Data bus
WR
PORTC
WR
TRISC
RD
TRISC
To Enhanced CCP
RD
PORTC
0
1
CCP1OUT(1)/
CCP1OUT(1)
Enable
P1A
Note 1: PIC16F616/16HV616 only.
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets
ANSEL ANS7ANS6ANS5ANS4
ANS3(1) ANS2(1) ANS1 ANS0 1111 1111 1111 1111
CCP1CON
(1)
P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000 0000 0000
CM1CON0 C1ON C1OUT C1OE C1POL C1R C1CH1 C1CH0 0000 -000 0000 -000
CM2CON0 C2ON C2OUT C2OE C2POL C2R C2CH1 C2CH0 0000 -000 0000 -000
PORTC RC5 RC4 RC3 RC2 RC1 RC0 --xx 00xx --uu 00uu
TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 --11 1111 --11 1111
Legend: x = unknown, u = unchanged, – = unimplemented locations read as ‘0’. Shaded cells are not used by PORTC.
Note 1: PIC16F616/HV616 only.
© 2009 Microchip Technology Inc. DS41288F-page 45
PIC16F610/616/16HV610/616
5.0 TIMER0 MODULE
The Timer0 module is an 8-bit timer/counter with the
following features:
8-bit timer/counter register (TMR0)
8-bit prescaler (shared with Watchdog Timer)
Programmable internal or external clock source
Programmable external clock edge selection
Interrupt on over flow
Figure 5-1 is a block diagram of the Timer0 module.
5.1 Timer0 Operation
When use d as a tim er, the T imer0 modul e can be used
as either an 8-bit timer or an 8-bit counter.
5.1.1 8-BIT TIMER MODE
When used as a timer, the Timer0 module will
increment every instruction cycle (without prescaler).
Timer mode is selected by clearing the T0CS bit of the
OPTION register to ‘0’.
When TMR0 is written, the increment is inhibited for
two instruction cycles immediately following the write.
5.1.2 8-BIT COUNTER MODE
When used as a counter, the Timer0 module will
increment on every rising or falling edge of the T0CKI
pin. The incrementing edge is determined by the T0SE
bit of the OPTION register . Counter mode is selected by
setting the T0CS bit of the OPTION register to ‘1’.
FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER
Note: The value writ ten to the T MR0 register can
be adju sted, in o rder to ac count for th e two
instruction cycle delay when TMR0 is
written.
T0CKI
T0SE
pin
TMR0
Watchdog
Timer
WDT
Time-out
PS<2:0>
WDTE
Data Bus
Set Flag bi t T0 IF
on Overflow
T0CS
Note 1: T0SE, T0CS, PSA, PS<2:0> are bits in the OPTION register.
2: WDTE bit is in the Configuration Word register.
0
1
0
1
0
1
Sync
2 Tcy
8
8
8-bit
Prescaler
0
1
FOSC/4
PSA
PSA
PSA
3
PIC16F610/616/16HV610/616
DS41288F-page 46 © 2009 Microchip Technology Inc.
5.1.3 SOFTWARE PROGRAMMABLE
PRESCALER
A single software programmable prescaler is available
for use with either Timer0 or the Watchdog Timer
(WDT), but not both simultaneously. The prescaler
assignme nt is contro lled by the PSA bit o f the OPTION
register. To assign the p r esca ler t o Tim er 0, th e PSA b it
must be cleared to a0’.
There are 8 prescaler options for the Timer0 module
ranging from 1:2 to 1:256. The prescale values are
select able via th e PS<2:0> bits of the OPTION registe r .
In order to have a 1:1 prescaler value for the Timer0
module, the prescaler must be assigned to the WDT
module.
The prescaler is not readable or writable. When
assigned to the T im er0 module, all instructions writing to
the TMR0 register will clear the prescaler.
When the prescaler is assigned to WDT, a CLRWDT
instruction will clear the prescaler along with the WDT.
5.1.3.1 Switching Prescaler Between
Timer0 and WDT Modules
As a result of having the prescaler assigned to either
Timer0 or the WDT, it is possible to generate an
unintended device Reset when switching prescaler
values . When chan gin g th e presca le r ass ig nme nt fro m
Timer0 to the WDT module, the instruction sequence
shown in Example 5-1 must be ex ecuted.
EXAMPLE 5-1: CHANGING PRESCALER
(TIMER0 WDT)
When changing the prescaler assignment from the
WDT to the Timer0 module, the following instruction
sequence must be execute d (see Example 5-2).
EXAMPLE 5-2: CHANGING PRESCA LER
(WDT TIMER0)
5.1.4 TIMER0 INTERRUPT
Timer0 will generate an interrupt when the TMR0
register overflows from FFh to 00h. The T0IF interrupt
flag bit of the INTCON register is set every time the
TMR0 register overflows, regardless of whether or not
the Timer0 interrupt is enabled. The T0IF bit must be
cleared in software. The Timer0 interrupt enable is the
T0IE bit of the INTCON register.
5.1.5 USING TIMER0 WITH AN
EXTERNAL CLOCK
When Timer 0 is in Coun ter mode, t he synchronizatio n
of the T0CKI input and the Timer0 register is
accomplished by samp ling the prescaler ou tput on the
Q2 and Q4 cycles of the internal phase clocks.
Therefore, the high and low periods of the external
clock source must meet the timing requirements as
shown in Section 15.0 “Electrical Specifications”.
BANKSEL TMR0 ;
CLRWDT ;Clear WDT
CLRF TMR0 ;Clear TMR0 and
;prescaler
BANKSEL OPTION_REG ;
BSF OPTION_REG,PSA ;Select WDT
CLRWDT ;
;
MOVLW b’11111000’ ;Mask prescaler
ANDWF OPTION_REG,W ;bits
IORLW b’00000101’ ;Set WDT prescaler
MOVWF OPTION_REG ;to 1:32
Note: The Timer0 interrupt cannot wake the
processor from Sleep since the timer is
frozen during Sleep.
CLRWDT ;Clear WDT and
;prescaler
BANKSEL OPTION_REG ;
MOVLW b’11110000’ ;Mask TMR0 select and
ANDWF OPTION_REG,W ;prescaler bits
IORLW b’00000011’ ;Set prescale to 1:16
MOVWF OPTION_REG ;
© 2009 Microchip Technology Inc. DS41288F-page 47
PIC16F610/616/16HV610/616
TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0
REGISTER 5-1: OPTION_REG: OPTION REGIST ER
R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 RAPU: PORTA Pull-up Enable bit
1 = PORTA pull- ups are disabled
0 = PORTA pull-ups are enabled by individual PORT latch values
bit 6 INTEDG: Interrupt Edge Select bit
1 = Interrupt on rising edge of INT pin
0 = Interrupt on falling edge of INT pin
bit 5 T0CS: TMR0 Clock Source Select bit
1 = Transit ion on T0CKI pin
0 = Internal instruction cycle clo ck (FOSC/4)
bit 4 T0SE: TMR0 Source Edge Select bit
1 = Increment on high-to-low transition on T0CKI pin
0 = Increment on low-to-high transition on T0CKI pin
bit 3 PSA: Prescaler Assignme nt bit
1 = Prescaler is assigned to the WDT
0 = Prescaler is assigned to the Timer0 module
bit 2-0 PS<2:0>: Prescaler Rate Select bits
000
001
010
011
100
101
110
111
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
1 : 256
1 : 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
BIT VALUE TMR0 RA TE W D T RATE
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets
TMR0 Timer0 Modules Register xxxx xxxx uuuu uuuu
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
OPTION_REG RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
Legend: – = Un im pl em ente d l oc ati ons, read as ‘ 0’, u = unc ha nge d, x = unknown. Shad ed ce lls are not used by the
Timer0 module .
PIC16F610/616/16HV610/616
DS41288F-page 48 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 49
PIC16F610/616/16HV610/616
6.0 TIMER1 MODULE WITH GATE
CONTROL
The Timer1 module is a 16-bit timer/counter with the
following features:
16-bit timer/coun ter regis ter pai r (TMR1H: TMR1L)
Programmable internal or external clock source
3-bit prescaler
Optional LP oscillator
Synchronous or asynchronous operation
Timer1 gate (count enable) via comparator or
T1G pin
Interrupt on over flow
Wak e-up on ov erfl ow (external clock,
Asynchronous mode only)
Time base for the Capture/Compare function
Special Event Trigger (with ECCP)
Comparator output synchronization to Timer1
clock
Figure 6-1 is a block diagram of the Timer1 module.
6.1 Timer1 Operation
The Timer1 module is a 16-bit incrementing counter
which is acces sed through the TMR 1H:TMR1L reg ister
pair. Writes to TMR1H or TMR1L directly update the
counter.
When us ed with an interna l clock so urce, the module i s
a time r. When used wi th an ex terna l clock sourc e, the
module can be used as either a timer or counter.
6.2 Clock Source Selection
The TMR1CS bit of the T1CON register is used to select
the clock source. When TMR1CS = 0, the clock source
is FOSC/4. When TMR1CS = 1, the clock source is
supplied exte rnally.
FIGURE 6-1: TIMER1 BLOCK DIAGRAM
Clock Source TMR1CS T1ACS
FOSC/4 00
FOSC 01
T1CKI pin 1x
TMR1H TMR1L
Oscillator T1SYNC
T1CKPS<1:0>
FOSC/4
Internal
Clock
Prescaler
1, 2, 4, 8
1
0
0
1
Synchronized
clock input
2
Set flag bit
TMR1IF on
Overflow TMR1(2)
TMR1GE
TMR1ON
T1OSCEN
1
0
C2OUT
T1GSS
T1GINV
To C2 Comparator Module
Timer1 Clock
TMR1CS
OSC2/T1G
OSC1/T1CKI
Note 1: ST Buffer i s low power type when using LP osc, or high speed type when using T1CKI.
2: Timer1 register increm ents on rising edge.
3: Synchronize does not operate while in Sleep.
(1)
EN
INTOSC
Without CLKOUT 1
0
T1ACS
FOSC
Synchronize(3)
det
PIC16F610/616/16HV610/616
DS41288F-page 50 © 2009 Microchip Technology Inc.
6.2.1 INTERNAL CLOCK SOURCE
When the internal clock source is selected the
TMR1H:TMR1L register pair will increment on multiples
of TCY as determined by the Timer1 prescaler.
6.2.2 EXTERN AL CLOCK SOURCE
When the external clock source is selected, the Timer1
module may wo rk as a timer or a cou nter.
When counting, Timer1 is incremented on the rising
edge of the external clock input T1CKI. In addition, the
Counter mode clock can be synchronized to the
microcontroller system clock or run async hronously.
If an external clock oscillator is needed (and the
microc ontroller is using the INT OSC withou t CLKOUT),
Timer1 can use the LP oscillator as a clock source.
6.3 Timer1 Prescaler
Timer1 has four prescaler options allowing 1, 2, 4 or 8
divisions of the clock input. The T1CKPS bits of the
T1CON register control the prescale counter. The
prescale counter is not directly readable or writable;
however , the prescaler counter is cleared upon a write to
TMR1H or TMR1L.
6.4 Timer1 Oscillator
A low-power 32.768 kHz crystal oscillator is built-in
between pins OSC1 (input) and OSC2 (output). The
oscillator is enabled by setting the T1OSCEN control
bit of th e T1CON register. The oscil lator wi ll contin ue to
run during Sleep.
The Timer1 oscillator is shared with the system LP
oscillator. Thus, Timer1 can use this mode only when
the primary system clock is derived from the internal
oscillator or when the oscillator is in the LP Oscillator
mode. The user must provide a software time delay to
ens ure proper oscillator start-up.
TRISA5 and TRISA4 bits are set when the Timer1
oscill ato r is enabled. RA 5 an d R A4 b it s read as ‘0’ an d
TRIS A5 and TRISA4 bits read as1’.
6.5 Timer1 Operation in
Asynchronous Counter Mode
If control bit T1SYNC of the T1CON register is set, the
external clock input is not synchronized. The timer
continues to increment asynchronous to the internal
phase clocks. The timer will continue to run during
Sleep and can generate an interrupt on overflow,
which will wake-up the processor. However, special
precautions in software are needed to read/write the
timer (see Section 6.5.1 “Reading and Writing
Timer1 in Asynchronous C ounter Mode”).
6.5.1 READING AND WRITING TIMER1 IN
ASYNCHRONOUS COUNTER
MODE
Reading TMR1H or TMR1L while the timer is running
from an e xternal asyn chronous cl ock will ens ure a valid
read (taken care of in hardware). However, the user
should keep i n mind that rea ding t he 16-bi t ti mer in two
8-bit values itself, poses certain problems, since the
timer may overflow between the reads.
For writes , it is re commend ed that th e user s imply sto p
the timer and write the desired values. A write
conte ntion may occ ur by writin g to th e time r regi sters,
while the register is incrementing. This may pro duce an
unpredictable value in the TMR1H:TMR1L register
pair.
6.6 Timer1 Gate
Timer1 gate source is software configurable to be the
T1G pin or the output of Comparator C2. This allows the
device to directly time external events using T1G or
analog events using Comparator C2. See the
CM2CON1 register (Register 8-3) for selecting the
Timer1 gate source. This feature can simplify the
software for a Delta-Sigma A/D converter and many
Note: In Counter mode, a falling edge must be
registered by the counter prior to the first
incr em enti ng ris ing edge.
Note: The oscillator requires a start-up and
stabilization time before use. Thus,
T1OSCEN should be set and a suitable
delay obs erv ed prio r to enabli ng Tim er1.
Note: When switching from synchronous to
asynchronous operation, it is possible to
skip an increment. When switching from
asynchronous to synchronous operation,
it is possible to produce an additional
increment.
Note: In asynchronous counter mode or when
using t he interna l oscillat or and T1AC S=1,
T i mer1 ca n not be u sed as a time ba se for
the capture or compare modes of the
ECCP module (for PIC16F616/HV616
only).
© 2009 Microchip Technology Inc. DS41288F-page 51
PIC16F610/616/16HV610/616
other applications. For more informati on on Delta-Sigma
A/D converters, see the Microchip web site
(www.microchip.com).
Timer1 gate can be inverted using the T1GINV bit of
the T1CON register, whether it ori ginates from the T1G
pin or Comparator C2 output. This configures Timer1 to
measure either the active-high or active-low time
between events.
6.7 Timer1 Interrupt
The Timer1 register pair (TMR1H:TMR1L) increments
to FFFFh and rolls over to 0000h. When Timer1 rolls
over, the Ti mer1 in terrupt fl ag bit of th e PIR1 regis ter is
set. To enable the interrupt on rollover, you must set
these bits:
TMR1IE bit of the PIE1 register
PEIE bit of the INTCON register
GIE bit of the INTCON register
T1SYNC bit of the T1CON register
TMR1CS bit of the T1CON register
T1OSCEN bit of the T1CON register (can be set)
The interrupt is cleared by clearing the TMR1IF bit in
the Interrupt Service Routine.
6.8 Timer1 Operation During Sleep
Timer1 can only operate during Sleep when setup in
Asynch ronous Counter mode. In this mode, an external
crystal or clock source can be used to increment the
counter. To set up the timer to wake the device:
TMR1ON bit of the T1CON register must be set
TMR1IE bit of the PIE1 register must be set
PEIE bit of the INTCON register must be set
The device will wake-up on an overflow and execute
the next instruction. If the GIE bit of the INTCON
register is set, the device will call the Interrupt Service
Routine (0004h).
6.9 ECCP Capture/Compare Time
Base (PIC16F616/16HV616 Only)
The ECCP module uses the TMR1H:TMR1L register
pair as the time base when operating in Capture or
Compare mode.
In Capture mode, the value in the TMR1H:TMR1L
register pair is copied into the CCPR1H:CCPR1L
register pair on a configured event.
In Compare mode, an event is triggered wh en the value
CCPR1H:CCPR1L register pair matches the value in
the TMR1H:TMR1L register pair. This event can be a
Special Event Trigger.
For more information, see Section 10.0 “Enhanced
Capture/Compare/PWM (With Auto-Shutdown and
Dead Band) Module (PIC16F616/16HV616 Only)”.
6.10 ECCP Special Event Trigger
(PIC16F616/16HV616 Only)
When the ECCP is configured to trigger a special
event, the trigger will clear the TMR1H:TMR1L register
pair. This special event does not cause a Timer1 inter-
rupt. The EC CP mo dule ma y stil l be con figured to gen-
erate a ECCP interrupt.
In this mode of operation, the CCPR1H:CCPR1L register
pair effectively becomes the period register for T imer1.
T imer1 should be synchronized to the FOSC to utilize the
Special Event Trigger. Asynchronous operation of
T imer1 can cause a Special Event Trigger to be missed.
In the eve nt that a wri te to TMR1H or TMR1L coi ncides
with a Special Event Trigger from the ECCP, the write
will take precedence.
For more information, see Section 10.2.4 “Special
Event Trigger”.
6.11 Comparator Synchronization
The same cloc k used to increment Timer1 can also be
used to synchronize the comparator output. This
feature is enabled in the Comparator module.
When using the comparator for Timer1 gate, the
comparator output should be synchronized to Timer1.
This ensures Timer1 does not miss an increment if the
comp ara tor changes.
For more information, see Section 8.8.2
“Synchron izing Comparator C2 Output to Timer1”.
Note: TMR1GE bit of the T1CON register must
be set to us e ei ther T1G or C2OUT as th e
Timer1 gate source. See the CM2CON1
register (Register 8-3) for more informa-
tion on selecting the Timer1 gate source.
Note: The T MR1H:TTMR1L register p air and th e
TMR1IF bit should be cleared before
enabling interrupts.
PIC16F610/616/16HV610/616
DS41288F-page 52 © 2009 Microchip Technology Inc.
FIGURE 6-2: TIMER1 INCREMENTING EDGE
6.12 Timer1 Control Register
The Timer1 Control register (T1CON), shown in
Register 6-1, is used to control Timer1 and select the
various features of the Timer1 module.
T1CKI = 1
when TMR1
Enabled
T1CKI = 0
when TMR1
Enabled
Note 1: Arrows indicate counter inc remen ts.
2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.
REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
T1GINV(1) TMR1GE(2) T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 T1GINV : Timer1 Gate Invert bit(1)
1 = Timer1 gate is active-high (Timer1 counts when gate is high)
0 = Timer1 gate is active-low (Timer1 counts when gate is low)
bit 6 TMR1GE: Timer1 Gate Enable bit(2)
If TMR1ON = 0:
This bit is ignored
If TMR1ON = 1:
1 = Timer1 counting is controlled by the Timer1 Gate function
0 = Timer1 is always counting
bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
11 = 1:8 Prescale Value
10 = 1:4 Prescale Value
01 = 1:2 Prescale Value
00 = 1:1 Prescale Value
bit 3 T1OSCEN: LP Oscilla tor Enab le C ontro l bit
If INTOSC without CLKOUT oscillator is active:
1 = LP oscillator is enabled for Timer1 clock
0 = LP oscillator is off
Else:
This bit is ignored
© 2009 Microchip Technology Inc. DS41288F-page 53
PIC16F610/616/16HV610/616
bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
TMR1CS = 1:
1 = Do not synchroniz e exte rnal cloc k inp ut
0 = Synchronize external clock input
TMR1CS = 0:
This bit is ignored. Timer1 uses the internal clock
bit 1 TMR1CS: T im er1 Clock Sourc e Sele ct bit
1 = External clock from T1CKI pin (on the rising edge)
0 = Internal clock
If TMR1ACS = 0:
FOSC/4
If TMR1ACS = 1:
FOSC
bit 0 TMR1ON: Timer1 On bit
1 = Enables Timer1
0 = Stops Timer1
Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
2: TMR1GE b it must be set to us e eithe r T1G pin or C2OUT, as selec ted b y the T1GSS bit o f the C M2CO N1
register, as a Timer1 gate source.
REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)
PIC16F610/616/16HV610/616
DS41288F-page 54 © 2009 Microchip Technology Inc.
TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all ot her
Resets
CM2CON0 C2ON C2OUT C2OE C2POL C2R C2CH1 C2CH0 0000 -000 0000 -000
CM2CON1 MC1OUT MC2OUT —T1ACSC1HYS C2HYS T1GSS C2SYNC 00-0 0010 00-0 0010
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
PIE1 ADIE(1) CCP1IE(1) C2IE C1IE TMR2IE(1) TMR1IE -000 0-00 -000 0-00
PIR1 ADIF(1) CCP1IF(1) C2IF C1IF TMR2IF(1) TMR1IF -000 0-00 -000 0-00
TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
T1CON T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000 uuuu uuuu
Legend: x = unknown, u = unchanged, – = unimplemented, read as ‘0’. Shaded cells are not used by the Timer1 module.
Note 1: PIC16 F6 16/ 16H V6 16 onl y.
© 2009 Microchip Technology Inc. DS41288F-page 55
PIC16F610/616/16HV610/616
7.0 TIMER2 MODULE
(PIC16F616/16HV616 ONLY)
The Timer2 module is an 8-bit timer with the following
features:
8-bit timer register (TMR2)
8-bit period register (PR2)
Interrupt on TMR2 match with PR2
Software programmable prescaler (1:1, 1:4, 1:16)
Software programmable postscaler (1:1 to 1:16)
See Figure 7-1 for a block diagram of Timer2.
7.1 Timer2 Operation
The clock input to the Timer2 module is the system
instruction clock (FOSC/4). The clock is fed into the
Timer2 prescaler, which has prescale options of 1:1,
1:4 or 1:16. The output of the prescal er is the n use d to
increm ent the TM R2 regis ter.
The val ues of T MR2 and PR2 are co nstan tly com pared
to determine when they match. TMR2 will increment
from 00h until it matches the value in PR2. When a
match occurs, two things happen:
TMR2 is reset to 00h on the next increment cycle.
The Timer2 postscaler is incremented
The match output of the Timer2/PR2 comparator is
then fed into th e T i mer2 post sca ler. The post s caler has
post scal e options of 1:1 to 1: 16 inclus ive. The output of
the Timer2 postscaler is used to set the TMR2IF
interrupt flag bit in the PIR1 register.
The TMR2 and PR2 registers are both fully readable
and w rita ble. O n any Rese t, the TMR2 regis ter is set to
00h and the PR2 register is set to FFh.
Timer2 is turned on by setting the TMR2ON bit in the
T2CON register to a ‘1’. Timer2 is turned off by setting
the TMR2ON bit to a ‘0’.
The Timer2 presc ale r is contro lle d by the T2CKPS bits
in the T2CON register. The Timer2 postscaler is
controlled by the TOUTPS bits in the T2CON register.
The prescaler and postscaler counters are cleared
when:
A write to TMR2 oc curs.
A write to T2CON occu rs.
Any device Reset occurs (Power-on Reset, MCLR
Reset, Watchdog Timer Reset, or Brown-out
Reset).
FIGURE 7-1: TIMER2 BLOCK DIAGRAM
Note: TMR2 is not cleared when T2CON is
written.
Comparator
TMR2 Sets Flag
TMR2
Output
Reset
Postscaler
Prescaler
PR2
2
FOSC/4
1:1 to 1:16
1:1, 1:4, 1:16
EQ
4
bit TMR2IF
TOUTPS<3:0>
T2CKPS<1:0>
PIC16F610/616/16HV610/616
DS41288F-page 56 © 2009 Microchip Technology Inc.
TABLE 7-1: SUMMARY OF ASSOCIATED TIMER2 REGISTERS
REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 Unimplemented: Read as0
bit 6-3 TOUTPS<3:0>: Timer2 Output Postscaler Select bits
0000 = 1:1 Postscaler
0001 = 1:2 Pos tscaler
0010 = 1:3 Pos tscaler
0011 = 1:4 Pos tscaler
0100 = 1:5 Pos tscaler
0101 = 1:6 Pos tscaler
0110 = 1:7 Pos tscaler
0111 = 1:8 Pos tscaler
1000 = 1:9 Pos tscaler
1001 = 1:10 Postscaler
1010 = 1:11 Postscaler
1011 = 1:12 Postscaler
1100 = 1:13 Postscaler
1101 = 1:14 Postscaler
1110 = 1:15 Postscaler
1111 = 1:16 Postscaler
bit 2 TMR2ON: Timer2 On bit
1 = Timer2 is on
0 = Timer2 is off
bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits
00 = Prescaler is 1
01 = Prescaler is 4
1x = Prescaler is 16
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
PIE1 ADIE(1) CCP1IE(1) C2IE C1IE —TMR2IE
(1) TMR1IE -000 0-00 -000 0-00
PIR1 ADIF(1) CCP1IF(1) C2IF C1IF —TMR2IF
(1) TMR1IF -000 0-00 -000 0-00
PR2(1) Timer2 Module Period Register 1111 1111 1111 1111
TMR2(1) Holding Register for t he 8-bit TMR2 Register 0000 0000 0000 0000
T2CON(1) TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 -000 0000
Legend: x = unknown, u = unchanged, = unimplemented read as ‘0’. Shaded cells ar e not used for Timer2 module.
Note 1: PIC16F616/16HV616 only.
© 2009 Microchip Technology Inc. DS41288F-page 57
PIC16F610/616/16HV610/616
8.0 COMPARATOR MODULE
Comparators are used to interface analog circuits to a
digital circuit by comparing two analog voltages and
providing a digital indication of their relative magnitudes.
The comparators are very useful mixed signal building
blocks because they provide analog functionality
independent of the device. The Analog Comparator
module includes the following features:
Independent comparator control
Programmable input selection
Comp arator ou tput is avail able internall y/externally
Programmable output polarity
Interrupt-on-change
Wake-up from Sleep
•PWM shutdown
Ti me r1 gate (co unt ena ble)
Output synchronization to Timer1 clock input
•SR Latch
Programmable and fixed volt age reference
User-enable Comparator Hysteresis
8.1 Comp arator Overview
A single comparator is shown in Figure 8-1 along with
the relationship between the analog input levels and
the digital output. When the analog voltage at VIN+ is
less than the analog voltage at VIN-, the output of the
comparator is a digital low level. When the analog
voltage at VIN+ is greater than the analog voltage at
VIN-, the outp ut of the comp arat or is a digit al high le vel.
FIGURE 8-1: SINGLE COMPARATOR
Note: Only Comparator C2 can be linked to
Timer1.
+
VIN+
VIN-Output
Output
VIN+
VIN-
Note: The black areas of the output of the
comparator represents the uncertainty
due to input offsets and response time.
PIC16F610/616/16HV610/616
DS41288F-page 58 © 2009 Microchip Technology Inc.
FIGURE 8-2: COMPARATOR C1 SIMPLIFIED BLOCK DIAGRAM
FIGURE 8-3: COMPARATOR C2 SIMPLIFIED BLOCK DIAGRAM
Note 1: When C1ON = 0, the C1 comparator will produce a ‘0’ output to th e XO R Gate.
2: Output shown for reference only. See I/O port pin block diagram for more detail.
C1POL
C1OUT
To PWM Logic
C1OE
RD_CM1CON0
Set C 1IF
To
DQ
EN
Q1 Data Bus
C1POL
DQ
EN
CL
Q3*RD_CM1CON0
Reset
C1OUT pin(2)
MUX
C1
0
1
2
3
C1ON(1)
C1CH<1:0> 2
0
1
C1R
C1VREF MUX
C1VIN-
C1VIN+
C12IN0-
C12IN1-
C12IN2-
C12IN3-
C1IN+ +
-
MUX C2
C2POL
C2OUT To other peripherals
0
1
2
3
C2ON(1)
C2CH<1:0> 2
0
1
C2R
From Timer1
Clock
Note 1: When C2ON = 0, the C2 comparator will produce a ‘0’ output to the XOR Gate.
2: Output shown for reference only. See I/O port pin block diagram for more detail.
C2OE
C2VREF MUX
DQ
EN
DQ
EN
CL
DQ
RD_CM2CON0
Q3*RD_CM2CON0
Q1
Set C2IF
To
Reset
C2VIN-
C2VIN+
C2OUT pin(2)
C2IN+
C12IN0-
C12IN1-
C2IN2-
C2IN3-
0
1
C2SYNC
C2POL Data Bus
MUX
SYNCC2OUT
To Timer1 Gate
To SR Lat ch
© 2009 Microchip Technology Inc. DS41288F-page 59
PIC16F610/616/16HV610/616
8.2 Comparator Control
Each comparator has a separate control and
Configuration register: CM1CON0 for Comparator C1
and CM2CON0 for Comparator C2. In addition,
Comparator C2 has a second control register,
CM2CON1, for controlling the interaction with Timer1 and
simultaneous reading of both comparator outputs.
The CM1CON0 and CM2CON0 registers (see Registers
8-1 and 8-2, respectively) contain the control and Status
bits for the followi ng:
Enable
Input selection
Reference selection
•Output selection
Output polarity
8.2.1 COMPARATOR ENABLE
Setting the CxON bit of the CMxCON0 register enables
the comparator for operation. Clearing the CxON bit
disables the comparator for minimum current
consumption.
8.2.2 COMPARATOR INPUT SELECTION
The CxCH<1:0> bits of the CMxCON0 register direct
one of four analog input pins to the comparator
inverting input.
8.2.3 COMPARATOR REFERENCE
SELECTION
Setting the CxR bit of the CMxCON0 register directs an
internal voltage reference or an analog input pin to the
non-inverting input of the comp arator. See Section 8.11
“Compa rator V olt age Reference” for more information
on the internal voltage reference module.
8.2.4 COMPARATOR OUTPUT SELECTION
The output of the comparator can be monitored by
reading either the CxOUT bit of the CMxCON0 register
or the MCxOUT bit of the CM2CON1 register. In order
to make the output available for an external connection,
the following conditions must be true:
CxOE bit of the CMxCON0 register must be set
Corresponding TRIS bit must be cleared
CxON bit of the CMxCON0 register must be set.
8.2.5 COMPAR ATOR OUTPUT POLARITY
Inverting the output of the comparator is functionally
equivalent to swapping the comparator inputs. The
polarity of the comparator output can be inverted by
setting the CxPOL bit of the CMxCON0 register.
Clearing the CxPOL bit result s in a non-inverted output.
Table 8-1 shows the output state versus input
conditions, including polarity control.
8.3 Comparator Response Time
The comparator output is indeterminate for a period of
time after the change of an input source or the selection
of a new refe rence volta ge. This period is refer red to as
the response time. The response time of the
comparator differs from the settling time of the voltage
reference. Therefore, both of these times must be
considered when determining the total response time
to a comparator input change. See the Comparator and
Voltage Reference Specifications in Section 15.0
“Electrical Specifications” for more details.
Note: To use CxIN+ and CxIN- pins as analog
inputs, the appropriate bits must be set in
the ANSEL register and the corresponding
TRIS bits must also be set to disable the
output dr ivers.
Note 1: The CxOE bit overrides the PORT data
latch. Setting the CxON has no impact on
the port overrid e.
2: The internal output of the comparator is
latched with each instruction cycle.
Unless otherwise specified, external
outputs are not latched.
TABLE 8-1: COMPARATOR OUTPUT
STATE VS. IN PUT
CONDITIONS
Input Condition CxPOL CxOUT
CxVIN- > CxVIN+00
CxVIN- < CxVIN+01
CxVIN- > CxVIN+11
CxVIN- < CxVIN+10
PIC16F610/616/16HV610/616
DS41288F-page 60 © 2009 Microchip Technology Inc.
8.4 Comparator Interrupt Operation
The comparator interrupt flag can be set whenever
there is a chang e in the o utput val ue of the compa rator.
Changes are recognized by means of a mismatch
circuit which consists of two latches and an
exclus ive-or gate (se e Figur e 8-2 and Figure 8-3). One
latch is updated with the comparator output level when
the CMxCON0 register is read. This latch retains the
value until the next read of the CMxCON0 register or
the occurrence of a Reset. The other latch of the
mismatch circuit is up dated on ever y Q1 system clock.
A mismatch condition will occur when a comparator
output change is clocked through the second latch on
the Q1 clock cycle. At this point the two mismatch
latches have opposite output levels which is detected
by the exclusive-or gate and fed to the interrupt
circuitry. The mismatch condition persists until either
the CMxCON0 register is read or the comparator
output returns to the previous state.
The comparator interrupt is set by the mismatch edge
and not the mismatch level. This means that the inter-
rupt flag can be reset without the additional step of
reading or writing the CMxCON0 register to clear the
mismatch registers. When the mismatch registers are
cleared, an interrupt will oc cur upon the comparator ’s
return to the previous state, otherwise no interrupt will
be generated.
Software will need to maintain information about the
status of the comparator output, as read from the
CMxCON0 register, or CM2CON1 register, to determine
the actual change that has occ urred.
The CxIF bit of the PIR1 register is the comparator
interrupt flag. This bit must be reset in software by
clearing it to0’. Since i t i s also po ssib le t o writ e a ‘1’ to
this register, an interrupt can be generated.
The CxIE bi t of the PIE1 re gister and the PEIE and G IE
bits of the INTCON register must all be set to enable
comparator interrupts. If any of these bits are cleared,
the interru pt is not en abled, alt hough the Cx IF bit of the
PIR1 register will still be set if an interrupt condition
occurs.
FIGURE 8-4: COMPARATOR
INTERRUPT TIMING W/O
CMxCON0 READ
FIGURE 8-5: COMPARATOR
INTERRUPT TIMING WITH
CMxCON0 READ
Note 1: A write operation to the CMxCON0
register will also clear the mismatch
condition because all writes include a read
operation at the beginning of the write
cycle.
2: Comparator interrupts will operate correctly
regardless of the state of CxOE.
Note 1: If a change in the CMxCON0 register
(CxOUT) s hould occu r when a read op er-
ation is being executed (start of the Q2
cycle), then the CxIF of the PIR1 register
interrupt flag may not get set.
2: When either comparator is first enabled,
bias circuitry in the comparator module
may cause an invalid output from the
comparator until the bias circuitry is stable.
Allow about 1 μs for bias settling then clear
the mismatch condition and interrupt flags
before enabling comparator interrupts.
Q1
Q3
CxIN+
CxOUT
Set CxIF (edge)
CxIF
TRT
reset by software
Q1
Q3
CxIN+
CxOUT
Set CxIF (edge)
CxIF
TRT
reset by software
cleared by CMxCON0 read
© 2009 Microchip Technology Inc. DS41288F-page 61
PIC16F610/616/16HV610/616
8.5 Operation During Sleep
The compa rator , if enabled b efore entering Sleep mode,
remains active during Sleep. The additional current
consumed by the comparator is shown separately in
Section 15.0 “Electrical Specifications”. If the
comparator is not used to wake the device, power
consumption can be minimized while in Sleep mode by
turning off the comp arator. Each comparator is turned of f
by clearing the CxON bit of the CMxCON0 register.
A change to the comparator output can wake-up the
device from Sleep. To enable the comparator to wake
the devic e from Sle ep, the CxIE bit of the PIE1 reg ister
and the PEIE bit of the INTCON register must be set.
The instruction following the Sleep instruction always
executes following a wake from Sleep. If the GIE bit of
the INTCON register is also set, the device will then
execute the interrupt service routine.
8.6 Effects of a Reset
A device Reset forces the CMxCON0 and CM2CON1
registers to their Reset states. This forces both
comparators and the voltage references to their OFF
states.
PIC16F610/616/16HV610/616
DS41288F-page 62 © 2009 Microchip Technology Inc.
REGISTER 8-1: CM1CON0: COMPARATOR 1 CONTROL REGISTER 0
R/W-0 R-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0
C1ON C1OUT C1OE C1POL C1R C1CH1 C1CH0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 C1ON: Comparator C1 Enable bit
1 = Comparator C1 is enabled
0 = Comparator C1 is disabled
bit 6 C1OUT: Comparator C1 Output bit
If C1POL = 1 (inverted polarity):
C1OUT = 0 when C1VIN+ > C1VIN-
C1OUT = 1 when C1VIN+ < C1VIN-
If C1POL = 0 (non-inverted polarity):
C1OUT = 1 when C1VIN+ > C1VIN-
C1OUT = 0 when C1VIN+ < C1VIN-
bit 5 C1OE: Comparator C1 Output Enable bit
1 = C1OUT is present on the C1OUT pin(1)
0 = C1OUT is internal only
bit 4 C1POL: Comparator C1 Output Polarity Select bit
1 = C1OUT logic is inverted
0 = C1OUT logic is not inverted
bit 3 Unimplemented: Read as0
bit 2 C1R: C omparator C 1 Re ference Select bit (non -inverting input)
1 = C1VIN+ connects to C1VREF output
0 = C1VIN+ connects to C1IN+ pin
bit 1-0 C1CH<1:0>: Comparator C1 Channel Select bit
00 = C12IN0- pin of C1 connects to C1VIN-
01 = C12IN1- pin of C1 connects to C1VIN-
10 = C12IN2- pin of C1 connects to C1VIN-
11 = C12IN3- pin of C1 connects to C1VIN-
Note 1: Comparator output requires the following three conditions: C1OE = 1, C1ON = 1 and corresponding port
TRIS bit = 0.
© 2009 Microchip Technology Inc. DS41288F-page 63
PIC16F610/616/16HV610/616
REGISTER 8-2: CM2CON0: COMPARATOR 2 CONTROL REGISTER 0
R/W-0 R-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0
C2ON C2OUT C2OE C2POL C2R C2CH1 C2CH0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 C2ON: Comparator C2 Enable bit
1 = Compar ator C2 is enab led
0 = Comparator C2 is disabled
bit 6 C2OUT: Comparator C2 Output bit
If C2POL = 1 (inverted polarity):
C2OUT = 0 when C2VIN+ > C2VIN-
C2OUT = 1 when C2VIN+ < C2VIN-
If C2POL = 0 (non-inverted polarity):
C2OUT = 1 when C2VIN+ > C2VIN-
C2OUT = 0 when C2VIN+ < C2VIN-
bit 5 C2OE: Comparator C2 Output Enable bit
1 = C2OUT is present on C2OUT pin(1)
0 = C2OUT is internal only
bit 4 C2POL: Comparator C2 Output Polarity Select bit
1 = C2OUT logic is inverted
0 = C2OUT logic is not inverted
bit 3 Unimplemented: Read as0
bit 2 C2R: Comparator C2 Reference Select bits (non-inverting input)
1 = C2VIN+ connects to C2VREF
0 = C2VIN+ connects to C2IN+ pin
bit 1-0 C2CH<1:0>: Comparator C2 Channel Select bits
00 = C2VIN- pin of C2 connects to C12IN0-
01 = C2VIN- pin of C2 connects to C12IN1-
10 = C2VIN- pin of C2 connects to C12IN2-
11 = C2VIN- pin of C2 connects to C12IN3-
Note 1: Comparator output requires the following three conditions: C2OE = 1, C2ON = 1 and corresponding port
TRIS bit = 0.
PIC16F610/616/16HV610/616
DS41288F-page 64 © 2009 Microchip Technology Inc.
8.7 Comparator Analog Input
Connection Considerations
A simplified circuit for an analog input is shown in
Figure 8-6. Since the analog input pins share their
connection with a digital input, they have reverse
biased ESD protection diodes to VDD and VSS. The
analog in put, therefore, must be between VSS and VDD.
If the input voltage deviates from this range by more
than 0.6V in either direction, one of the diodes is
forward biased and a latch-up may occur.
A maximum source impedance of 10 kΩ is recommended
for the analog sources. Also, any external component
connected to an anal og inpu t pin, such as a capacitor or
a Zener diode, should h ave very little leakage curr ent to
minimize inaccuracies introduced.
FIGURE 8-6: ANALOG INPUT MODEL
Note 1: When reading a PORT register, all pins
configu red a s anal og inp uts will read as a
0’. Pins configured as digital inputs will
convert as an analog input, according to
the input specification.
2: Analog levels on any pin defined as a
digit al input, may ca use the input buff er to
consume more current than is specified.
VA
Rs < 10K
CPIN
5 pF
VDD
VT 0.6V
VT 0.6V
RIC
ILEAKAGE
±500 nA
Vss
AIN
Legend: CPIN = Input Capaci tance
ILEAKAGE = Leakage Current at the pin due to various junctions
RIC = Interconnect Resistance
RS= Source I mpedance
VA= Analog Voltage
VT= Threshold Voltage
To ADC Input
© 2009 Microchip Technology Inc. DS41288F-page 65
PIC16F610/616/16HV610/616
8.8 Additional Comparator Features
There are three additional comparator features:
Timer1 count enable (gate)
Synchronizing output with Timer1
Simultaneous read of comparator outputs
8.8.1 COMPARATOR C2 GATING TIMER1
This feat ure can be used to time the d uration or inte rval
of analog events. Clearing the T1GSS bit of the
CM2CON1 register will enable Timer1 to increment
based on the output of Comparator C2. This requires
that Timer1 is on and gating is enabled. See
Section 6.0 “Timer1 Module with Gate Control” for
details.
It is recommended to synchronize the comparator with
Timer1 by setting the C2SYNC bit when the comparator
is us ed as t he T imer1 gate sou rce. Thi s ensur es T imer1
does not miss a n incr eme nt if the compar a tor ch an ges
during an increment.
8.8.2 SYNCHRONIZING COMPARATOR
C2 OUTPUT TO TIMER1
The Comparator C2 output can be synchronized with
Timer1 by setting the C2SYNC bit of the CM2CON1
register . When enabled, the C2 output is latched on the
falling edge of the Timer1 clock source. If a prescaler is
used with T imer1, the comparator output is latched after
the prescaling function. To prevent a race condition, the
comparator o utput is latch ed on the falling e dge of th e
Timer1 clock source and Timer1 increments on the
rising edge of its clock source. See the Comparator
Block Diagram (Figure 8-3) and the Timer1 Block
Diagram (Figure 6-1) for more information.
8.8.3 SIMULTANEOUS COMPARATOR
OUTPUT READ
The MC1OUT and MC2OUT bits of the CM2CON1
register are mirror copies of both comparator outputs.
The ability to read both outputs simultaneously from a
single register eliminates the timing skew of reading
separate registers.
Note 1: Obtaining the status of C1OUT or C2OUT
by readi ng C M2CON 1 do es not af fect th e
comparator interrupt mism atch registers.
REGISTER 8-3: CM2CON1: COMPARATOR 2 CONTROL REGISTER 1
R-0 R-0 U-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-0
MC1OUT MC2OUT T1ACS C1HYS C2HYS T1GSS C2SYNC
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 MC1OUT: Mirror Copy of C1OUT bit
bit 6 MC2OUT: Mirror Copy of C2OUT bit
bit 5 Unimplemented: Read as ‘0
bit 4 T1ACS: Timer1 Alternate Clock Select bit
1 = Timer1 clock source is the system clock (FOSC)
0 = Timer1 clock source is the internal clock FOSC/4)
bit 3 C1HYS: Comparator C1 Hysteresis Ena ble bit
1 = Comparator C1 Hysteresis enabled
0 = Comparator C1 Hysteresis disabled
bit 2 C2HYS: Comparator C2 Hysteresis Ena ble bit
1 = Comparator C2 Hysteresis enabled
0 = Comparator C2 Hysteresis disabled
bit 1 T1GSS: Tim e r1 Ga te So u rce Select bit
1 = Timer1 gate source is T1G
0 = Timer1 gate source is SYNCC2OUT.
bit 0 C2SYNC: Comparator C2 Output Synchronization bit
1 = C2 Output is synchronous to falling edge of Timer1 clock
0 = C2 Output is asynchronous
PIC16F610/616/16HV610/616
DS41288F-page 66 © 2009 Microchip Technology Inc.
8.9 Comparator Hysteresis
Each comparator has built-in hysteresis that is user
enabled by setting the C1HYS or C2HYS bits of the
CM2CON1 register. The hysteresis feature can help
filter noise and reduce multiple comparator output
transitions when the output is changing state.
Figure 8-9 shows the relationship between the analog
input levels and di gital output of a com p arator with and
without hysteresis. The output of the comparator
changes from a low state to a high s t ate only when the
analog voltage at VIN+ rises above the upper
hysteresis threshold (VH+). The output of the
comparator changes from a high state to a low state
only when the analog voltage at VIN+ falls below the
lower hysteresis threshold (VH-).
FIGURE 8-7: COMPARATOR HYSTERESIS
+
VIN+
VIN-Output
Note: The black areas of the comparator output represents the uncertainty due to input offsets and response time.
VH-
VH+
VIN-
V+
VIN+
Output
(Without Hysteresis)
Output
(With Hysteresis)
© 2009 Microchip Technology Inc. DS41288F-page 67
PIC16F610/616/16HV610/616
TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND
VOLTAGE REFERENCE MODULES
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Va lu e on
POR, BOR
Value on
all other
Resets
ANSEL ANS7 ANS6 ANS5 ANS4 ANS3(1) ANS2(1) ANS1 ANS0 1111 1111 1111 1111
CM1CON0 C1ON C1OUT C1OE C1POL C1SP C1R C1CH1 C1CH0 0000 0000 0000 0000
CM2CON0 C2ON C2OUT C2OE C2POL C2SP C2R C2CH1 C2CH0 0000 0000 0000 0000
CM2CON1 MC1OUT MC2OUT T1ACS C1HYS C2HYS T1GSS C2SYNC 00-0 0010 00-0 0010
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 000x 0000 000x
PIE1 ADIE(1) CCP1IE(1) C2IE C1IE TMR2IE(1) TMR1IE -000 0-00 -000 0-00
PIR1 ADIF(1) CCP1IF(1) C2IF C1IF TMR2IF(1) TMR1IF -000 0-00 -000 0-00
PORTA RA5 RA4 RA3 RA2 RA1 RA0 --x0 x000 --x0 x000
PORTC RC5 RC4 RC3 RC2 RC1 RC0 --xx 00xx --uu 00uu
SRCON0 SR1 SR0 C1SEN C2REN PULSS PULSR SRCLKEN 0000 00-0 0000 00-0
SRCON1 SRCS1 SRCS0 00-- ---- 00-- ----
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 1111 1111 1111 1111
VRCON C1VREN C2VREN VRR FVREN VR3 VR2 VR1 VR0 0000 0000 0000 0000
Legend: x = unknow n , u = unchanged, – = unimplemented, read as ‘0’. Shaded cells are not used for comparator.
Note 1: PIC16F616/16HV616 only .
PIC16F610/616/16HV610/616
DS41288F-page 68 © 2009 Microchip Technology Inc.
8.10 Comparator SR Latch
The SR latch module provides additional control of the
comparator outputs. The module consists of a single
SR latch and output multiplexers. The SR latch can be
set, reset or toggled by the comparator outputs. The SR
latch may also be set or reset, independent of
comparator output, by control bits in the SRCON0
control register. The SR latch output multiplexers select
whether the latch output s or the com p arator outputs are
directed to the I/O port log ic for ev entual outpu t to a pin.
The SR latch also has a variable clock, which is
connected to the set input of the latch. The SRCLKEN
bit of SRCON0 enables the SR latch set clock. The
clock will periodically pulse the set input of the latch.
Control over the frequency of the SR latch set clock is
provided by the SRCS<1:0> bits of SRCON1 register.
8.10.1 LATCH OPERATION
The latch is a Set-Reset latch that does not depend o n a
clock source. Each of the Set and Reset inputs are
active-high. Each latch input is connected to a
comparator output and a software controlled pulse
generator . The latch can be set by C1OUT or the PULSS
bit of the SRCON0 register. The latch can be reset by
C2OUT or the PULSR bit of the SRCON0 register. The
latch is reset-dominant, therefore, if both Set and Reset
inputs are high the latch will go to the Reset state. Both
the PULSS and PULSR bits are self resetting which
means that a single write to either of the bits is all that is
necessary to comple te a latch Set or Reset operation.
8.10.2 LATCH OUTPUT
The SR<1:0> bits of the SRCON0 register control the
latch output multiplexers and determine four possible
output configurations. In these four configurations, the
CxOUT I/O port logic is connected to:
C1OUT and C2OUT
C1OUT an d SR latch Q
C2OUT an d SR latch Q
SR latch Q and Q
After any Reset, the default output configuration is the
unlatched C1OUT and C2OUT mode. This maintains
compatibility with devices that do not have the SR latch
feature.
The applicable TRIS bits of the corresponding ports
must be cleared to enable the port pin output drivers.
Additionally, the CxOE comparator output enable bits of
the CMxCON0 registers must be set in order to make the
comparator or latch output s available on the output pins.
The latch configuration enable states are completely
independent of the enable states for the comparators.
FIGURE 8-8: SR LATCH SIMPLIFIED BLOCK DIAGRAM
C1SEN
SR0
PULSS
S
R
Q
Q
C2REN
PULSR SR1
Note 1: If R = 1 and S = 1 simultaneously, Q = 0, Q =1
2: Pulse generator causes a 1 TOSC pulse width.
3: Output shown for reference only. See I/O port pin block diagram for more detail.
Pulse
Gen(2)
Pulse
Gen(2)
SYNCC2OUT (from comparator)
C1OUT (from comparator)
C2OE
C2OUT pin(3)
C1OE
C1OUT pin(3)
0
1
MUX
1
0
MUX
SR
Latch(1)
SRCLKEN
SRCLK
© 2009 Microchip Technology Inc. DS41288F-page 69
PIC16F610/616/16HV610/616
REGISTER 8-4: SRCON0: SR LATCH CONTROL 0 REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/S-0 R/S-0 U-0 R/W-0
SR1(2) SR0(2) C1SEN C2REN PULSS PULSR SRCLKEN
bit 7 bit 0
Legend: S = Bit is set o nly -
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 SR1: SR Latch Configuration bit(2)
1 = C 2OU T pin is the latch Q output
0 = C 2OU T pin is the C2 comparator output
bit 6 SR0: SR Latch Configuration bits(2)
1 = C 1OU T pin is the latch Q output
0 = C 1OU T pin is the C1 Comparator output
bit 5 C1SEN: C1 Set Enable bit
1 = C1 comparator output sets SR latch
0 = C1 comparator output has no effect on SR latch
bit 4 C2REN: C2 Reset Enable bit
1 = C2 comparator output resets SR latch
0 = C2 comparator output has no effect on SR latch
bit 3 PULSS: Pulse the SET Input of the SR Latch bit
1 = Triggers pulse generator to set SR latch. Bit is immediately reset by hardware.
0 = Does not trigger pulse generator
bit 2 PULSR: Pulse the Reset Input of the SR Latch bit
1 = Triggers pulse generator to reset SR latch. Bit is immediately reset by hardware.
0 = Does not trigger pulse generator
bit 1 Unimplemented: Read as ‘0
bit 0 SRCLKEN: SR Latch Set Clock Enable bit
1 = Set input of SR latch is pulsed with SRCLK
0 = Set input of SR latch is not pulsed with the SRCLK
Note 1: The C1OUT and C2OUT bits in the CMxCON0 register will always reflect the actual comparator output (not the level on
the pin), regardless of the SR latch operation.
2: To enable an SR Latch output to the pin, the appropriate CxOE, and TRIS bits must be properly configured.
REGISTER 8-5: SRCON1: SR LATCH CONTROL 1 REGISTER
R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0
SRCS1 SRCS0
bit 7 bit 0
Legend: S = Bit is set o nly -
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 SRCS<1:0>: SR Latch Clock Prescale bits
00 = F
OSC/16
01 = F
OSC/32
10 = F
OSC/64
11 = F
OSC/128
bit 5-0 Unimplemented: Read as ‘0
PIC16F610/616/16HV610/616
DS41288F-page 70 © 2009 Microchip Technology Inc.
8.11 Comparator Voltage Reference
The comparator voltage reference module pr ovides an
internally generated voltage reference for the
comparators. The following features are availa ble:
Independent from Comparator operation
Two 16-level voltage ranges
Output clamped to VSS
Ratiometric with VDD
Fix ed Reference (0.6 V)
The VRCON register (Register 8-6) controls the
voltage reference module shown in Figure 8-9.
8.11.1 INDEPENDENT OPERATION
The comparator voltage reference is independent of
the comparator con figurat ion . Setting the FVREN bit of
the VRCON register will enable the voltage reference.
8.11.2 OUTPUT VOLTAGE SELECTION
The CVREF voltage reference has 2 ranges with 16
voltage levels in each range. Range selection is
controlled by the VRR bit of the VRCON register. The
16 levels are set with the VR<3:0> bits of the VRCON
register.
The CVREF output voltage is determined by the
following equations:
EQUATION 8-1: CVREF OUTPUT VOLTAGE
The full range of VSS to VDD cannot be realized due to
the construction of the module. See Figure 8-9.
8.11.3 OUTPUT CLAMPED TO VSS
The fixed voltage reference output voltage can be set
to Vss with no power consumption by clearing the
FVREN bit of the VRCON register (FVREN = 0). This
allows the comparator to detect a zero-crossing while
not consuming additional module current.
8.11.4 OUTPUT RATIOMETRIC TO VDD
The comparator voltage reference is VDD derived and
therefore, the CVREF output changes with fluctuations in
VDD. The tested absolute accuracy of the Comparator
Voltage Reference can be found in Section 15.0
“Electr ical Specifications”.
VRR 1 (low range):=
VRR 0 (high range):=
CVREF (VDD/4) + =
CVREF (VR<3:0>/24) VDD×=
(VR<3:0> VDD/32)×
© 2009 Microchip Technology Inc. DS41288F-page 71
PIC16F610/616/16HV610/616
8.11.5 FIXED VOLTAGE REFERENCE
The fixe d volta ge reference is ind ependent of V DD, with
a nomina l output volt age of 0.6V. This reference can be
enabled by setting the FVREN bit of the VRCON
register to ‘1’. This reference is always enabled when
the HFINTOSC oscillator is active.
8.11.6 FIXED VOLTAGE REFERENCE
STABILIZATION PERIOD
When the f ixed vol tage refe ren ce mo dule is enabled, it
will require some time for the reference and its amplifier
circuits to stabilize. The user program must include a
small delay routine to allow the module to settle. See
the electrical specifications section for the minimum
delay requirement.
8.11.7 VOLTAGE REFERENCE
SELECTION
Multiplexers on the output of the voltage reference
module enable selection of either the CVREF or fixed
voltage reference for use by the comparators.
Setting the C1VREN bit of the VRCON register enables
current to flow in the CV REF volt age d ivide r and s elects
the CVREF voltage for use by C1. Clearing the
C1V REN bi t selects th e fixed voltage for use by C1.
Setting the C2VREN bit of the VRCON register enables
current to flow in the CV REF volt age d ivide r and s elects
the CVREF voltage for use by C2. Clearing the
C2V REN bi t selects th e fixed voltage for use by C2.
When bo th the C1VREN and C2VREN b its are cle ared,
current flow in the CVREF voltage divider is disabled
minimizing the power drain of the voltage reference
peripheral.
FIGURE 8-9: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM
VRR
8R
VR<3:0>(1)
Analog
8RRR RR
16 Stages
VDD
MUX
Fixed Voltage
C2VREN
C1VREN
CVREF
Reference
EN
FVREN
0.6V
Fixed Ref
To Comparators
and ADC Module
To Comparators
and ADC Module
Note 1: Care should be taken to ensure VREF remains
within the comparator common mode input range.
See Section 15.0 “ Electrical Specifications” for
more detail.
4
15
0
1.2V
To ADC Mo dule
PIC16F610/616/16HV610/616
DS41288F-page 72 © 2009 Microchip Technology Inc.
REGISTER 8-6: VRCON: VOLTAGE REFERENCE CONTROL REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
C1VREN C2VREN VRR FVREN VR3 VR2 VR1 VR0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 C1VREN: Comparator 1 Voltage Reference Enable bit
1 = CVREF circuit powered on and routed to C1VREF input of Comparator C1
0 = 0.6 Volt constant reference routed to C1VREF input of Comparator C1
bit 6 C2VREN: Comparator 2 Voltage Reference Enable bit
1 = CVREF circuit powered on and routed to C2VREF input of Comparator C2
0 = 0.6 Volt constant reference routed to C2VREF input of Comparator C2
bit 5 VRR: CVREF Range Selection bit
1 = Low range
0 = High range
bit 4 FVREN: Fixed Voltage Reference (0.6V) Enable bit
1 = Enabled
0 = Disabled
bit 3-0 VR<3:0>: Comparator Voltage Reference CVREF Value Selection bits (0 VR<3:0> 15)
When VRR = 1: CVREF = (VR<3:0> /24) * VDD
When VRR = 0: CVREF = VDD/4 + (VR<3:0> /32) * VDD
© 2009 Microchip Technology Inc. DS41288F-page 73
PIC16F610/616/16HV610/616
9.0 ANALOG-TO-DIGITAL
CONVERTER (ADC) MODULE
(PIC16F616/16HV616 ONLY)
The Analog-to-Digital Converter (ADC) allows
conversion of an analog input signal to a 10-bit binary
representation of that signal. This device uses analog
inputs, which are multiplexed into a single sample and
hold circuit. The output of the sample and hold is
connected to the input of the converter. The converter
generates a 10-bit binary result via successive
approximation and stores the conversion result into the
ADC result registers (ADRESL and ADRESH).
The ADC voltage reference is software selectable to
either VDD or a v olt age appli ed to the external reference
pins.
The ADC can generate an interrupt upon completion of
a conversion. This interrupt ca n be used to wake-up the
device from Sleep.
Figure 9-1 shows the block diagram of the ADC.
FIGURE 9-1: ADC BLOCK DIAGRAM
Note: The ADRESL and ADRESH registers are
read-only.
ADC
VDD
VREF
ADON
GO/DONE
VCFG = 1
VCFG = 0
CHS <3:0> VSS
RA0/AN0
RA1/AN1/VREF
RA2/AN2
RA4/AN3
RC0/AN4
RC1/AN5
RC2/AN6
RC3/AN7
CVREF
0.6V Reference
1.2V Reference
ADRESH ADRESL
10
10
ADFM 0 = Left J u stify
1 = Right Justify
4
PIC16F610/616/16HV610/616
DS41288F-page 74 © 2009 Microchip Technology Inc.
9.1 ADC Configuration
When configuring and using the ADC, the following
functio ns must be considere d:
Port configuration
Channel selection
ADC voltage reference selection
ADC conv ersion clock sour ce
Interrupt control
Results formatting
9.1.1 PORT CONFIGURATION
The ADC can be used to convert both analog and digital
signals. When converting analog signals, the I/O pin
should be configured for analog by setting the associated
TRIS and ANSEL bits. See the corresponding Port
section for more information.
9.1.2 CHANNEL SELECTION
The CHS bits of the ADCON0 r egister det ermine whic h
channel is connected to the sample and hold circuit.
When changing channels, a delay is required before
starting the next conversion. Refer to Section 9.2
“ADC Operation” for more information.
9.1.3 ADC VOLTA GE REFERENCE
The VCFG bit of the ADCON0 registe r provides contro l
of the positive voltage reference. The positive voltage
reference can be either VDD or an external voltage
source. The negative voltage reference is always
connec ted to the ground refe renc e.
9.1.4 CONVERSION CLOCK
The source of the conversion clock is software
selectable via the ADCS bits of the ADCON1 register.
There are seven possible clock options:
•F
OSC/2
•FOSC/4
•FOSC/8
•F
OSC/16
•FOSC/32
•FOSC/64
•F
RC (dedicated internal oscillator)
The time to complete one bit conversion is defined as
TAD. One ful l 1 0-b it c on ve rsi on requires 11 TAD periods
as shown in Figure 9-3.
For correct conversion, the appropriate TAD specificatio n
must be met. See A/D conversion requirements in
Section 15.0 “Electrical Specifications” for more
information. Table 9-1 gives examples of appropriate
ADC clock selections.
TABLE 9-1: ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES (VDD > 3.0V)
Note: Analog voltages on any pin that is defined
as a digital input may cause the input buf-
fer to conduct excess current.
Note: Unless using the FRC, any changes in the
system clock frequency will change the
ADC clock frequency, which may
adversely affect the ADC result.
ADC Clock Period (TAD) Device Freque ncy (FOSC)
ADC Clock Source ADCS<2:0> 20 MHz 8 MHz 4 MHz 1 MHz
FOSC/2 000 100 ns(2) 250 ns(2) 500 ns(2) 2.0 μs
FOSC/4 100 200 ns(2) 500 ns(2) 1.0 μs(2) 4.0 μs
FOSC/8 001 400 ns(2) 1.0 μs(2) 2.0 μs8.0 μs(3)
FOSC/16 101 800 ns(2) 2.0 μs4.0 μs16.0 μs(3)
FOSC/32 010 1.6 μs4.0 μs8.0 μs(3) 32.0 μs(3)
FOSC/64 110 3.2 μs8.0 μs(3) 16.0 μs(3) 64.0 μs(3)
FRC x11 2-6 μs(1,4) 2-6 μs(1,4) 2-6 μs(1,4) 2-6 μs(1,4)
Legend: Shaded cells are outside of recommended range.
Note 1: The FRC source has a typical TAD time of 4 μs for VDD > 3.0V.
2: These values violate the minimum required TAD time.
3: For faster conversion times, the selection of another clock source is recommended.
4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the
conversion will be perf ormed during S leep.
© 2009 Microchip Technology Inc. DS41288F-page 75
PIC16F610/616/16HV610/616
FIGURE 9-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES
9.1.5 INTERRUPTS
The ADC module allows for the ability to generate an
interrupt upon completion of an analog-to-digital
conversion. The ADC interrupt flag is th e ADIF bit in the
PIR1 reg ister. The ADC inte rrupt en able i s the ADIE bit
in the PIE1 register. The ADIF bit must be cleared in
software.
This interrupt can be generated while the device is
operatin g or while in Sle ep. If the device is in Sle ep, the
interrupt will wake-up the device. Upon waking from
Sleep, the next instruction following the SLEEP
instruc tio n is always executed. If the user is attem ptin g
to wake-up from Sleep and resume in-line code
execution, the global interrupt must be disabled. If the
global interrupt is enabled, execution will switch to the
inter rupt se rvi ce rout ine.
Please see Section 9.1.5 “Interrupts” for more
information.
9.1.6 RESULT FORMATTING
The 10- bit A/D conversion resu lt can be suppli ed in two
formats, left justified or right justified. The ADFM bit of
the ADCON0 register controls the output format.
Figure 9-4 shows the two output formats.
FIGURE 9-3: 10-BIT A/D CONVERSION RESULT FORMAT
TAD1TAD2 TAD3TAD4TAD5 TAD6 TAD7 TAD8 TAD9
Set GO/DONE bit
Holding Capacitor is Disconnected from Analog Input (typically 100 ns)
b9 b8 b7 b6 b5 b4 b3 b2
TAD10 TAD11
b1 b0
TCY to TAD
Conversion Starts
ADRESH and ADRESL registers are loaded,
GO bit is cleared,
ADIF bit is set,
Holding capacitor is connected to analog input
Note: The ADIF bit is set at the completion of
every conversion, regardless of whether
or not the ADC interrupt is enabled.
ADRESH ADRESL
(ADFM = 0)MSB LSB
bit 7 bit 0 bit 7 bit 0
10-bit A/D Result Unimplemented: Read as ‘0
(ADFM = 1)MSB LSB
bit 7 bit 0 bit 7 bit 0
Unimplemented: Read as ‘0 10-bit A/D Result
PIC16F610/616/16HV610/616
DS41288F-page 76 © 2009 Microchip Technology Inc.
9.2 ADC Operation
9.2.1 STARTING A CONVERSION
To enable the ADC module, the ADON bit of the
ADCON0 register must be set to a ‘1’. Setting the GO/
DONE bit of the ADCON0 register to a ‘1’ will start the
analog-to-digital conve rsi on.
9.2.2 COMPLETION OF A CONVERSION
When the conversion is complete, the ADC module will:
Clear the GO/DONE bit
Set the ADIF flag bit
Update the ADRESH: ADRESL reg isters with new
conversion result
9.2.3 TERMINATING A CONVERSION
If a co nver sion must b e term ina ted be fore comp leti on,
the GO/DONE bit can be cleared in software. The
ADRESH:ADRESL registers will not be updated with
the partially complete analog-to-digital conversion
sample. Instead, the ADRESH:ADRESL register pair
will retain the value of the previous conversion. Addi-
tionall y, a 2 TAD delay is required before ano ther acqui-
sition can be initiated. Following this delay, an input
acquisition is automatically started on the selected
channel.
9.2.4 ADC OPERATION DURING SLEEP
The ADC module can operate during Sleep. This
requires the ADC clock source to be set to the FRC
option. When the FRC clock source is selected, the
ADC wa its on e additio nal instru ction bef ore sta rting th e
conversion. This allows the SLEEP instruction to be
executed, which can reduce system noise during the
conversion. If the ADC interrupt is enabled, the device
will wake-up from Sleep when the conversion
completes. If the ADC interrupt is disabled, the ADC
module is turned off after the conversion completes,
although the ADON bit remains set.
When the ADC clock source is something other than
FRC, a SLEEP instruction causes the present
conversion to be aborted and the ADC module is
turned off, although the ADON bit remains set.
9.2.5 SPECIAL EVEN T TRIGGER
The E CCP Spec ial Ev ent Trigg er allow s peri odic A DC
measurements without software intervention. When
this trigger occurs, the GO/DONE bit is set by hardware
and the Timer1 counter resets to zero.
Using the Special Event Trigger does not ensure
proper ADC timing. It is the user’s responsibility to
ensure that the ADC timing requirements are met.
See Section 10.0 “Enhanced Capture/Compare/
PWM (With Auto-Shutdown and Dead Band)
Module (PIC16F616/16HV616 Only)” for more
information.
9.2.6 A/D CONVERSION PROCEDURE
This is an example procedure for using the ADC to
perform an analog-to-digital c onversion:
1. Configure Port:
Disable pin output driver (See TRIS register)
Configure pin as analog
2. Configure the ADC module:
Select ADC conv ersion clock
Configure volt ag e reference
Select ADC input channel
Select result format
Turn on ADC module
3. Configure ADC interrupt (optional):
Clear ADC interrupt flag
Enable ADC interrupt
Enable peripheral interrupt
Enable global interrupt(1)
4. Wait the required acquisition time(2).
5. Start conversion by setting the GO/DONE bit.
6. Wait for ADC conversion to complete by one of
the following:
Polling the GO/DO N E bit
Waiting for the ADC interrupt (interrupts
enabled)
7. Read ADC Result
8. Clear the ADC interrup t flag (requi red if interrupt
is enabled).
Note: The GO/DONE bit shou ld not be se t in the
same instruction that turns on the ADC.
Refer to Section 9.2.6 “A/D Conversion
Procedure”.
Note: A device Reset forces all registers to their
Reset state. Thus, the ADC module is
turned off and any pending conversion is
terminated.
Note 1: The global interrupt may be disabl ed if the
user is attem pti ng to wak e-up from Slee p
and resume in-line code execution.
2: See Section 9.3 “A/D Acquisition
Requirements.
© 2009 Microchip Technology Inc. DS41288F-page 77
PIC16F610/616/16HV610/616
EXAMPLE 9-1: A/D CONVERSION
;This code block configures the ADC
;for polling, Vdd reference, Frc clock
;and AN0 input.
;
;Conversion start & polling for completion
; are included.
;
BANKSEL ADCON1 ;
MOVLW B’01110000’ ;ADC Frc clock
MOVWF ADCON1 ;
BANKSEL TRISA ;
BSF TRISA,0 ;Set RA0 to input
BANKSEL ANSEL ;
BSF ANSEL,0 ;Set RA0 to analog
BANKSEL ADCON0 ;
MOVLW B’10000001’ ;Right justify,
MOVWF ADCON0 ;Vdd Vref, AN0, On
CALL SampleTime ;Acquisiton delay
BSF ADCON0,GO ;Start conversion
BTFSC ADCON0,GO ;Is conversion done?
GOTO $-1 ;No, test again
BANKSEL ADRESH ;
MOVF ADRESH,W ;Read upper 2 bits
MOVWF RESULTHI ;store in GPR space
BANKSEL ADRESL ;
MOVF ADRESL,W ;Read lower 8 bits
MOVWF RESULTLO ;Store in GPR space
PIC16F610/616/16HV610/616
DS41288F-page 78 © 2009 Microchip Technology Inc.
9.2.7 ADC REGISTER DEFINITIONS
The following registers are used to control the operation of the ADC.
REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
ADFM VCFG CHS3 CHS2 CHS1 CHS0 GO/DONE ADON
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 ADFM: A/D Conversion Result Format Select bit
1 = Right justified
0 = Left justified
bit 6 VCFG: Voltage Reference bit
1 = VREF pin
0 = VDD
bit 5-2 CHS<3:0>: Analog Channel Select bits
0000 = Channel 00 (AN0)
0001 = Channel 01 (AN1)
0010 = Channel 02 (AN2)
0011 = Channel 03 (AN3)
0100 = Channel 04 (AN4)
0101 = Channel 05 (AN5)
0110 = Channel 06 (AN6)
0111 = Channel 07 (AN7)
1000 = Reserved – do not use
1001 = Reserved – do not use
1010 = Reserved – do not use
1011 = Reserved – do not use
1100 =CV
REF
1101 = 0.6V Fixed Voltage Reference(1)
1110 = 1.2V Fixed Voltage Reference(1)
1111 = Reserved – do not use
bit 1 GO/DONE: A/D Conversion Status bit
1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
This bit is automatically cleared by hardware when the A/D conversion has completed.
0 = A/D conversion completed/not in progress
bit 0 ADON: ADC Enable bit
1 = ADC is enabled
0 = ADC is disa bled and consumes no operating current
Note 1: When the CHS<3:0> bits change to select the 1.2V or 0.6V Fixed V oltage Reference, the reference output voltage will
have a transient. If the Comparator module uses this VP6 reference voltage, the comparator output may momentarily
change state due to the transient.
© 2009 Microchip Technology Inc. DS41288F-page 79
PIC16F610/616/16HV610/616
REGISTER 9-2: ADCON1: A/D CONTROL REGISTER 1
U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0
ADCS2 ADCS1 ADCS0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 Unimplemented: Read as ‘0
bit 6-4 ADCS<2:0>: A/D Conversion Clock Select bits
000 = FOSC/2
001 = FOSC/8
010 = FOSC/32
x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
100 = FOSC/4
101 = FOSC/16
110 = FOSC/64
bit 3-0 Unimplemented: Read as ‘0
PIC16F610/616/16HV610/616
DS41288F-page 80 © 2009 Microchip Technology Inc.
REGISTER 9-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0 (READ-ONLY)
R-x R-x R-x R-x R-x R-x R-x R-x
ADRES9 ADRES8 ADRES7 ADRES6 ADRES5 ADRES4 ADRES3 ADRES2
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-0 ADRES<9:2>: ADC Result Register bits
Upper 8 bits of 10-bit conversion result
REGISTER 9-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0 (READ-ONLY)
R-x R-x U-0 U-0 U-0 U-0 U-0 U-0
ADRES1 ADRES0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 ADRES<1:0>: ADC Result Register bits
Lower 2 bits of 10-bit conversion result
bit 5-0 Reserved: Do not use.
REGISTER 9-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1 (READ-ONLY)
U-0 U-0 U-0 U-0 U-0 U-0 R-x R-x
ADRES9 ADRES8
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-2 Reserved: Do not use.
bit 1-0 ADRES<9:8>: ADC Result Register bits
Upper 2 bits of 10-bit conversion result
REGISTER 9-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1 (READ-ONLY)
R-x R-x R-x R-x R-x R-x R-x R-x
ADRES7 ADRES6 ADRES5 ADRES4 ADRES3 ADRES2 ADRES1 ADRES0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-0 ADRES<7:0>: ADC Result Register bits
Lower 8 bits of 10-bit conversion result
© 2009 Microchip Technology Inc. DS41288F-page 81
PIC16F610/616/16HV610/616
9.3 A/D Acquisition Requirements
For the A DC t o meet i ts specified accuracy, the charge
holding capacitor (CHOLD) must be allowed to fully
charge to the input channel voltage level. The Analog
Input model is shown in Figure 9-4. The source
impedance (RS) and the internal sampling switch (RSS)
impedance directly affect the time required to charge the
capacitor CHOLD. The sampling switch (RSS) impedance
varies over the device voltage (VDD), see Figure 9-4.
The maximum recommended impedance for analog
sources is 10 kΩ. As the source impedance is
decreased, the acquisition time may be decreased.
After the analog input channel is selected (or changed),
an A/D acquisition must be done before t he conversion
can be started. To calculate the minimum acquisition
time, Equation 9-1 may be used. This equation
assumes that 1/2 LSb error is used (1024 steps for the
ADC). The 1/2 LSb error is the maximum error allowed
for the ADC to meet its specified resolution.
EQUATION 9-1: ACQUISITION TIME EXAMPLE
TACQ Amplifier Settling Time Hold Capacitor Chargin g T ime Temperature Coefficient++=
TAMP TCTCOFF++=
5µs TCTemperature - 25°C()0.05µs/°C()[]++=
TCCHOLD RIC RSS RS++() ln(1/2047)=
10pF 1k
Ω
7k
Ω
10k
Ω
++() ln(0.0004885)=
1.37=µs
TACQ 5µs 1.37µs 50°C- 25°C()0.05µs/°C()[]++=
7.67µs=
VAPPLIED 1e
Tc
RC
---------
⎝⎠
⎜⎟
⎛⎞
VAPPLIED 11
2047
------------
⎝⎠
⎛⎞
=
VAPPLIED 11
2047
------------
⎝⎠
⎛⎞
VCHOLD=
VAPPLIED 1e
TC
RC
----------
⎝⎠
⎜⎟
⎛⎞
VCHOLD=
;[1] VCHOLD charged to within 1/2 lsb
;[2] VCHOLD charge response to VAPPLIED
;combining [1] and [2]
The value for TC can be approximated with th e follow ing eq uatio ns :
Solving for TC:
Therefore:
Temperature 50°C and external impedance of 10k
Ω
5.0V V DD=
Assumptions:
Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
3: The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin
leakage specification.
PIC16F610/616/16HV610/616
DS41288F-page 82 © 2009 Microchip Technology Inc.
FIGURE 9-4: ANALOG INPUT MODEL
FIGURE 9-5: ADC TRANSFER FUNCTION
CPIN
VA
Rs ANx
5 pF
VDD
VT = 0.6V
VT = 0.6V I LEAKAGE
RIC 1k
Sampling
Switch
SS Rss
CHOLD = 10 pF
VSS/VREF-
6V
Sampling Switch
5V
4V
3V
2V
567891011
(kΩ)
VDD
± 500 nA
Legend: CPIN
VT
I LEAKAGE
RIC
SS
CHOLD
= Input Capacitance
= Threshold Voltage
= Leakage current at the pin due to
= Interconnect Resistance
= Sampling Switch
= Sample/Hold Capacitance
various junctions
RSS
3FFh
3FEh
ADC Output Code
3FDh
3FCh
004h
003h
002h
001h
000h
Full-Scale
3FBh
1 LSB ideal
VSS/VREF-Zero-Scale
Transition VDD/VREF+
Transition
1 LSB ideal
Full-Scale Range
Analog Input Voltage
© 2009 Microchip Technology Inc. DS41288F-page 83
PIC16F610/616/16HV610/616
TABLE 9-2: SUMMARY OF ASSOCIATED ADC REGISTERS
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets
ADCON0(1) ADFM VCFG CHS3 CHS2 CHS1 CHS0 GO/DONE ADON 0000 0000 0000 0000
ADCON1(1) ADCS2 ADCS1 ADCS0 -000 ---- -000 ----
ANSEL ANS ANS6 ANS5 ANS4 ANS3(1) ANS2(1) ANS1 ANS0 1111 1111 1111 1111
ADRESH(1,2) A/D Result Register High Byte xxxx xxxx uuuu uuuu
ADRESL(1,2) A/D Result Register Low Byte xxxx xxxx uuuu uuuu
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
PIE1 —ADIE
(1) CCP1IE(1) C2IE C1IE TMR2IE(1) TMR1IE -000 0-00 -000 0-00
PIR1 —ADIF
(1) CCP1IF(1) C2IF C1IF TMR2IF(1) TMR1IF -000 0-00 -000 0-00
PORTA RA5 RA4 RA3 RA2 RA1 RA0 --x0 x000 --u0 u000
PORTC RC5 RC4 RC3 RC2 RC1 RC0 --xx 00xx --uu 00uu
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 --11 1111 --11 1111
Legend: x = unknown, u = unchanged, – = unimplemented read as ‘0’. Shaded cells are not used for ADC module.
Note 1: PIC16 F6 16/ 16H V6 16 onl y.
2: Read-only Register.
PIC16F610/616/16HV610/616
DS41288F-page 84 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 85
PIC16F610/616/16HV610/616
10.0 ENHANCED CAPTURE /
COMPARE/PWM (WITH AUTO-
SHUTDOWN AND DEAD BAND)
MODULE
(PIC16F616/16HV616 ONLY)
The Enhanced Capture/Compare/PWM module is a
peripheral which allows the user to time and control
different events. In Capture mode, the peripheral
allows the timing of the duration of an event. The
Compare mode allows the user to trigger an external
event when a predetermined amount of time has
expired. The PWM mode can generate a Pulse-Width
Modulated signal of varying frequency and duty cycle.
Table 10-1 shows the timer resources required by the
ECCP module.
TABLE 10-1: ECCP MODE – TIMER
RESOURCES REQUIR ED
ECCP Mode Timer Resource
Capture Timer1
Compare Timer1
PWM Timer2
REGISTER 10-1: CCP1CON: ENHANCED CCP1 CONTROL REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7-6 P1M<1:0>: PW M Ou tp ut Co nf igu rat ion bits
If CCP1M<3:2> = 00, 01, 10:
xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins
If CCP1M<3 :2> = 11:
00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins
01 = Full-Bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
10 = Half-Bridge output; P1A, P1B modulated with dead-time control; P1C, P1D assigned as port pins
11 = Full-Bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
bit 5-4 DC1B<1:0>: PWM Duty Cycle Least Significant bits
Capture mode:
Unused.
Compare mode:
Unused.
PWM mode:
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
bit 3-0 CCP1M<3:0>: ECCP Mode Select bits
0000 = Capture/Compare/PWM off (resets ECCP module)
0001 = Unused (reserved )
0010 = Compare mode, toggle output on match (CCP1IF bit is set)
0011 = Unused (reserved )
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, set output on match (CCP1IF bit is set)
1001 = Compare mode, clear output on match (CCP1IF bit is set)
1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)
1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1 and starts an A/D
conversion, if the ADC module is enabled)
1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low
PIC16F610/616/16HV610/616
DS41288F-page 86 © 2009 Microchip Technology Inc.
10.1 Capture Mode
In Capture mode, CCPR1H:CCPR1L captures the
16-bit val ue of the TMR1 register when an event occu rs
on pin CCP1. An event is defined as one of the
following and is configured by the CCP1M<3:0> bits of
the CCP1CON register:
Every falling edge
Every rising edge
Ever y 4th rising edg e
Every 16th rising edge
When a cap ture i s m ade, the I nterrupt Re quest Flag bit
CCP1IF of the PIR1 register is set. The interrupt flag
must be cleared in software. If another capture occurs
before the value in the CCPR1H, CCPR1L register pair
is read, the old captured value is overwritten by the new
captured value (see Figure 10-1).
10.1.1 CCP1 PIN CONFIGURATION
In Capture mode, the CCP1 pin should be configured
as an input by setting the associated TRIS control bit.
FIGURE 10-1: CAP TURE MODE
OPERATION BLOCK
DIAGRAM
10.1.2 TIMER1 MODE SELECTION
T imer1 must be running in T imer mode or Synchroni zed
Counter mode for the CCP module to use the capture
feature. In Asynchronous Counter mode, the capture
operation may not work.
10.1.3 SOFTWARE INTERRUPT
When the Capture mode is changed, a false capture
interrupt may be generated. The user should keep the
CCP1IE i nterrupt en able bit of the PIE1 regis ter clear to
avoid false interrupts. Additionally, the user should
clear the CCP1IF interrupt flag bit of the PIR1 register
following any change in operating mode.
10.1.4 CCP PRESCALER
There are four prescaler settings specified by the
CCP1M<3:0> bits of the CCP1CON register.
Whenever the CCP module is turned off, or the CCP
module is not in Capture mode, the prescaler counter
is cleared. Any Reset wi ll clear the pres caler counter.
Switching from one capture prescaler to another does not
clear the prescaler and may generate a false interrupt. To
avoid this unexpected operation, turn the module off by
clearing the CCP1CON register before changing the
prescaler (see Example 10-1).
EXAMPLE 10-1: CHANGING BETWEE N
CAPTURE PRESCALERS
Note: If the C CP1 pin is config ured as an outpu t,
a write to the port can cause a capture
condition.
CCPR1H CCPR1L
TMR1H TMR1L
Set Flag bit CCP1IF
(PIR1 reg ister )
Capture
Enable
CCP1CON<3:0>
Prescaler
÷ 1, 4, 16
and
Edge Detect
pin
CCP1
System Clock (FOSC)
BANKSEL CCP1CON ;Set Bank bits to point
;to CCP1CON
CLRF CCP1CON ;Turn CCP module off
MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; move value and CCP ON
MOVWF CCP1CON ;Load CCP1CON with this
; value
© 2009 Microchip Technology Inc. DS41288F-page 87
PIC16F610/616/16HV610/616
TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE
Name Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Value on
POR, BOR
Value on
all other
Resets
CCP1CON(1) P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000 0000 0000
CCPR1L(1) Capture/Compare/PWM Register 1 Low Byte xxxx xxxx uuuu uuuu
CCPR1H(1) Capture/Co mpare/PWM Register 1 Hig h Byte xxxx xxxx uuuu uuuu
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
PIE1 ADIE(1) CCP1IE(1) C2IE C1IE TMR2IE(1) TMR1IE -000 0-00 0000 0-00
PIR1 ADIF(1) CCP1IF(1) C2IF C1IF TMR2IF(1) TMR1IF -000 0-00 0000 0-00
T1CON T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000 uuuu uuuu
TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
TRISC —TRISC5TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 --11 1111 --11 1111
Legend: – = Unimpl emented loc ations, read as ‘0’, u = unchanged, x = unknown. Shaded cells are not used by the Capture, Compare and PWM.
Note 1: PIC16F616/16HV616 only .
PIC16F610/616/16HV610/616
DS41288F-page 88 © 2009 Microchip Technology Inc.
10.2 Compare Mode
In C ompare mo de, t he 16 -bit CC PR1 r egist er va lue is
constantly compared against the TMR1 register pair
value. When a match occurs, the CCP1 module may:
To ggle the CCP1 output
Set the CCP1 output
Clear the CCP1 output
Generate a Special Event Trigger
Generate a Software Interrupt
The action on the pin is based on the value of the
CCP1M<3:0> control bits of the CCP1CON register.
All Compare modes can generate an interrupt.
FIGUR E 1 0-2: COMPARE MODE
OPERATION BLOCK
DIAGRAM
10.2.1 CCP1 PIN CONFIGURATION
The user m us t co nfi gure the C CP 1 pin a s an out put b y
clearing the associated TRIS bit.
10.2.2 TIMER1 MODE SELECTION
In Compare mode, Timer1 must be running in either
Timer mode or Synchronized Counter mode. The
compare operation may not work in Asynchronous
Counter mode.
10.2.3 SOFTWARE INTERRUPT MODE
When Generate Software Interrupt mode is chosen
(CCP1M<3:0> = 1010), the CCP1 module does not
assert control of the CCP1 pin (see the CCP1CON
register).
10.2.4 SPECI AL EVENT TRIGGER
When Special Event Trigger mode is chosen
(CCP1M<3:0> = 1011), the CCP1 module does the
following:
Resets Timer1
Starts an ADC conversion if ADC is ena bled
The CCP 1 module do es not assert co ntrol of the C CP1
pin in this mode (see the CCP1CON register).
The Special Event Trigger output of the CCP occurs
immediately upon a match between the TMR1H,
TMR1L register pair and the CCPR1H, CCPR1L
register pair. The TMR1H, TMR1L register pair is not
reset until th e next r ising ed ge of the T imer1 clock. This
allows the CCPR1H, CCPR1L register pair to
effectively provide a 16-bit programmable period
register for Timer1.
Note: Clearing the CCP1CON register will force
the CCP1 compare output latch to the
default lo w lev el. This is no t the PO R T I/O
data l atch.
CCPR1H CCPR1L
TMR1H TMR1L
Comparator
QS
ROutput
Logic
Special Event Trigger
Set CCP1IF Interrupt Flag
(PIR1)
Match
TRIS
CCP1CON<3:0>
Mode Select
Output Enable
Pin
Special Event Trigger will:
Clear TMR1H and TMR1L registers.
NOT set interrupt flag bit TMR1IF of the PIR1 register.
Set the GO/DONE bit to start the ADC conversion.
CCP1 4
Note 1: The Special Event Trigger from the CCP
module does not set interrupt flag bit
TMR1IF of the PIR1 registe r.
2: Removing the match condition by
changing the contents of the CCPR1H
and CCPR1L register pair, between the
clock edge that generates the Special
Event Trigger and the clock edge that
generate s the T imer1 Reset, w ill preclud e
the Reset from occurring.
© 2009 Microchip Technology Inc. DS41288F-page 89
PIC16F610/616/16HV610/616
TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE
Name Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Value on
POR, BOR
Value on
all other
Resets
CCP1CON(1) P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000 0000 0000
CCPR1L(1) Capture/Compare/PWM Register 1 Low Byte xxxx xxxx uuuu uuuu
CCPR1H(1) Capture/Co mpare/PWM Register 1 Hig h Byte xxxx xxxx uuuu uuuu
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
PIE1 ADIE(1) CCP1IE(1) C2IE C1IE TMR2IE(1) TMR1IE -000 0-00 0000 0-00
PIR1 ADIF(1) CCP1IF(1) C2IF C1IF TMR2IF(1) TMR1IF -000 0-00 0000 0-00
T1CON T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000 uuuu uuuu
TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
TRISC —TRISC5TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 --11 1111 --11 1111
Legend: – = Unimpl emented loc ations, read as ‘0’, u = unchanged, x = unknown. Shaded cells are not used by the Capture, Compare and PWM.
Note 1: PIC16F616/16HV616 only .
PIC16F610/616/16HV610/616
DS41288F-page 90 © 2009 Microchip Technology Inc.
10.3 PWM Mode
The PWM mode generates a Pulse-Width Modulated
signal on the CCP1 pin. The duty cycle, period and
resolution are determined by the following registers:
•PR2
•T2CON
CCPR1L
CCP1CON
In Pulse-Width Modulation (PWM) mode, the CCP
module produce s up to a 10 -bit resol ution PWM outp ut
on the CCP1 pin. Since the CCP1 pin is multiplexed
with the POR T dat a latch, the TRIS for that pi n must be
cleared to make the CCP1 pin an output.
Figur e 10- 3 sh ows a s im plifi ed b loc k dia gram of P WM
operation.
Figure 10-4 shows a typical waveform of the PWM
signal.
For a ste p-by-step proc edure on how t o set up the CC P
module for PWM operation, see Section 10.3.7
“Setup for PWM Operation”.
FIGURE 10-3: SIMPLIFIED PWM BLOCK
DIAGRAM
The PWM output (Figure 10-4) has a time base
(period) and a time that the output stays high (duty
cycle).
FIGURE 10-4: CCP PWM OUTPUT
Note: Clearing the CCP1CON register will
relinquish CCP1 control of the CCP1 pin.
CCPR1L
CCPR1H(2) (Slave)
Comparator
TMR2
PR2
(1)
RQ
S
Duty Cycle Registers CCP1CON<5:4>
Clear Timer2 ,
toggle CCP1 pin and
latch duty cycle
Note 1: The 8-bit timer TMR2 register is concatenated
with the 2-bit internal system clock (FOSC), or
2 bits of the prescaler , to create the 10-bit time
base.
2: In PWM mode, CCPR1H is a read-only register .
TRIS
CCP1
Comparator
Period
Pulse Width
TMR2 = 0
TMR2 = CCPR1L:CCP1CON<5:4>
TMR2 = PR2
© 2009 Microchip Technology Inc. DS41288F-page 91
PIC16F610/616/16HV610/616
10.3.1 PWM PERIOD
The PWM period is specified by writing to the PR2
register of Timer2. The PWM period can be calculated
using the formula of Equation 10-1.
EQUATION 10-1: PWM PERIOD
When TM R2 is equa l to PR2, t he followi ng three ev ents
occur on t he next inc rement cy cle:
TMR2 is cleared
The CCP1 pin is se t. (Ex cep tio n: If t he PWM du ty
cycle = 0%, the pin will not be set.)
The PWM duty cy cle is lat ched from CC PR1L into
CCPR1H.
10.3.2 PWM DUTY CYCLE
The PWM duty cycle is specified by writing a 10-bit
value to multiple registers: CCPR1L register and
CCP1<1:0> bits of the CCP1CON register. The
CCPR1L contains the eight MSbs and the CCP1<1:0>
bits of the CCP1CON register contain the two LSbs.
CCPR1L and CCP1<1:0> bits of the CCP1CON
register can be written to at any time. The duty cycle
value is not latched into CCPR1H until after the period
completes (i.e., a match between PR2 and TMR2
registers occurs). While using the PWM, the CCPR1H
register is read-only.
Equation 10-2 is used to calculate the PWM pulse
width.
Equat ion 10-3 is us ed t o c alc ul ate t he PWM duty cy cl e
ratio.
EQUATION 10-2: PULSE WIDTH
EQUATION 10-3: DUTY CYCLE RATIO
The CCPR1H register and a 2-bit internal latch are
used to dou ble buf fer th e PWM duty cycle. Thi s doubl e
buffering is essential for gl itchless PWM operation.
The 8-bit timer TMR2 register is concatenated with
either the 2-bit internal system clock (FOSC), or 2 bits of
the prescaler , to create the 10-bit time ba se. The system
clock is used if the Timer2 pres caler is s et to 1:1.
When the 10-bit time base matches the CCPR1H and
2-bit latch, then the CCP1 pin is cleared (see
Figure 10-3).
10.3.3 PWM RESOLUT ION
The res olution de termines the number of avai lable dut y
cycles for a given period. For example, a 10-bit resolution
will result in 1024 discrete duty cycles, whereas an 8-bit
resolu ti on will re su lt in 256 disc re te du ty c ycl es .
The maximum PWM resolution is 10 bits when PR2 is
255. The resolution is a function of the PR2 register
value as shown by Equation 10-4.
EQUATION 10-4: PWM RESOLUTION
TABLE 10-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (FOSC = 20 MHz)
TABLE 10-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (FOSC = 8 MHz)
Note: The Timer2 postscaler (see Section 7.1
“Timer2 Operation”) is not used in the
determination of the PWM frequency.
PWM Period PR2()1+[]4TOSC =
(TM R2 Prescale Value)
Note: If the pulse width value is greater than the
period the assigned PWM pin(s) will
remain unchanged.
Pulse Width CCPR1L:CCP1CON<5:4>()
=
TOSC
(TM R2 Prescale Value)
Duty Cycle Ratio CCPR1L:CCP1CON<5:4>()
4PR2 1+()
-----------------------------------------------------------------------=
Resolution 4PR2 1+()[]log 2()log
------------------------------------------ bits=
PWM Frequency 1.22 kHz 4.88 kHz 19.53 kHz 78.12 kHz 156.3 kHz 208.3 kHz
Timer Prescale (1, 4, 16) 16 4 1 1 1 1
PR2 Value 0xFF 0xFF 0xFF 0x3F 0x1F 0x17
Maximum Resolution (bits) 10 10 10 8 7 6.6
PWM Frequency 1.22 kHz 4.90 kHz 19.61 kHz 76.92 kHz 153.85 kHz 200.0 kHz
Timer Prescale (1, 4, 16) 16 4 1 1 1 1
PR2 Value 0x65 0x65 0x65 0x19 0x0C 0x09
Maximum Resolution (bits) 8 8 8 6 5 5
PIC16F610/616/16HV610/616
DS41288F-page 92 © 2009 Microchip Technology Inc.
10.3.4 OPERATION IN SLEEP MODE
In Sleep mode, the TMR2 register will not increment
and the st ate of the module will not change. If the CCP1
pin is dri ving a value , it wi ll cont inue to d rive th at valu e.
When the device wakes up, TMR2 wil l continue from it s
previous state.
10.3.5 CHANGES IN SYSTEM CLOCK
FREQUENCY
The PWM frequency is derived from the system clock
frequency. Any changes in the system clock frequency
will result in changes to the PWM frequency. See
Section 3.0 “Oscillator Module” for additional
details.
10.3.6 EFFECTS OF RESET
Any Reset will force all ports to Input mode and the
CCP registers to their Reset states.
10.3.7 SETUP FOR PWM OPERATION
The following steps should be taken when configuring
the CCP module for PWM operation:
1. Configure the PWM pin (CCP1) as an input by
setting the associated TRIS bit.
2. Set the PWM period by loading the PR2 register .
3. Configure the CCP module for the PWM mode
by loading the CCP1CON register with the
appropriate values.
4. Set the PWM duty cycle by loading the CCPR1L
register and CCP1 bits of the CCP1CON register .
5. Configure and start Timer2:
Clear the TMR2IF interrupt flag bit of the
PIR1 registe r.
Set the Timer2 pre sc al e va lue by loadi ng th e
T2CKPS bits of the T2CON register.
Enable Timer2 by setting the TMR2ON bit of
the T2CON register.
6. Enable PW M ou tput af ter a new PWM c ycle has
started:
Wait until Timer2 overflows (TMR2IF bit of
the PIR1 register is set).
Enable the CCP1 pin output by clearing the
associated TRIS bit.
© 2009 Microchip Technology Inc. DS41288F-page 93
PIC16F610/616/16HV610/616
10.4 PWM (Enhanced Mode)
The Enhanced PWM Mode can generate a PWM signal
on up to four different output pins with up to 10-bits of
resolution. It can do this through four different PWM
Output modes:
Single PWM
Half-Bridge PWM
Full-Bridge PWM, Forward mode
Full-Bridge PWM, Reverse mode
To select an Enhanced PWM mode, the P1M bits of the
CCP1CON register must be set appropriately.
The PWM outputs are multiplexed with I/O pins and are
designated P1A, P1B, P1C and P1D. The polarity of the
PWM pins is configurable and is selected by setting the
CCP1M bits in the CC P1CON register appropriately.
Table 10-6 shows the pin assignments for each
Enhanced PWM mode.
Figure 10-5 shows an example of a simplified block
diagram of the Enhanced PWM module.
FIGURE 10-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE
TABLE 10-6: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES
Note: To prevent the generation of an
incomplete waveform when the PWM is
first enabl ed, the ECCP module w aits unti l
the start of a new PWM period before
generating a PWM signal.
CCPR1L
CCPR1H (Slave)
Comparator
TMR2
Comparator
PR2
(1)
RQ
S
Duty Cycle Registers CCP1<1:0>
Clear Timer2,
toggle PWM pin and
latch duty cycle
Note 1: The 8-b i t tim er T MR2 re gister is concatena ted w ith the 2- bi t inte rna l Q clock, or 2 bits of th e p res cal er to cr eat e t he 10- bi t
time base.
TRISC<5>
CCP1/P1A
TRISC<4>
P1B
TRISC<3>
P1C
TRISC<2>
P1D
Output
Controller
P1M<1:0> 2CCP1M<3:0>
4
PWM1CON
CCP1/P1A
P1B
P1C
P1D
Note 1: The TRIS register value for each PWM output must be configured appropriately.
2: Clearing the CCP1CON register will relinquish ECCP control of all PWM output pins.
3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions
ECCP Mode P1M CCP1/P1A P1B P1C P1D
Single 00 Yes No No No
Half-Bridge 10 Yes Yes No No
Full-Bridg e, Forward 01 Yes Yes Yes Yes
Full-Bridg e, Reve rse 11 Yes Yes Yes Yes
PIC16F610/616/16HV610/616
DS41288F-page 94 © 2009 Microchip Technology Inc.
FIGURE 10-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH
STATE)
0
Period
00
10
01
11
Signal PR2+1
P1M<1:0>
P1A Modulated
P1A Modulated
P1B Modulated
P1A Active
P1B Inactive
P1C Inactive
P1D Modulated
P1A Inactive
P1B Modulated
P1C Active
P1D Inactive
Pulse
Width
(Single Output)
(Half-Bridge)
(Full-Bridge,
Forward)
(Full-Bridge,
Reverse)
Delay(1) Delay(1)
Relationships:
Period = 4 * TOSC * (PR2 + 1) * (TMR2 Prescale Value)
Pulse Width = TOSC * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
Delay = 4 * TOSC * (PWM1CON<6:0>)
Note 1: Dead-band delay is programmed using the PWM1CON register (Section 10.4.6 “Programmable Dead-Band Delay
mode”).
© 2009 Microchip Technology Inc. DS41288F-page 95
PIC16F610/616/16HV610/616
FIGURE 10-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)
0
Period
00
10
01
11
Signal PR2+1
P1M<1:0>
P1A Modulated
P1A Modulated
P1B Modulated
P1A Active
P1B Inactive
P1C Inact ive
P1D Modulated
P1A Inactive
P1B Modulated
P1C Active
P1D Inact ive
Pulse
Width
(Single Output)
(Half-Bridge)
(Full-Bridge,
Forward)
(Full-Bridge,
Reverse)
Delay(1) Delay(1)
Relationships:
Period = 4 * TOSC * (PR2 + 1) * (TMR2 Presc al e Value)
Pulse Width = TOSC * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
Delay = 4 * TOSC * (PWM1CON<6:0>)
Note 1: Dead-band delay is programmed using the PWM1CON register (Section 10.4.6 “Programmable Dead-Band Delay
mode”).
PIC16F610/616/16HV610/616
DS41288F-page 96 © 2009 Microchip Technology Inc.
10.4.1 HALF-BRIDGE MODE
In Half-Bridge mode, two pins are used as outputs to
drive push-p ull loa ds. The PW M outp ut sign al is output
on the C CP1/P1A pin, whil e the complementary PWM
output signal is output on the P1B pin (see Figure 10-8).
This mode can be us ed for ha lf-bridge applica tions, a s
shown in Figure 10-9, or for full-bridge applications,
where four power switches are being modulated with
two PWM signals.
In Half-Bridge mode, the programmable dead-band delay
can be used to prevent shoot-through current in half-
bridge power devices. The value of the PDC<6:0> bits of
the PWM1CON register sets the number of instruction
cycles before the output is driven active. If the value is
greater than the duty cycle, the corresponding output
remains inactive during the entire cycle. See 10.4.6
“Programmable Dead-Band Delay mode” for more
details of the dead-band delay operations.
Since the P1A and P1B outputs are multiplexed with
the PORT data latches, the associated TRIS bits must
be cleared to configure P1A and P1B as outputs.
FIGURE 10-8: EXAMPLE OF HALF-
BRIDGE PWM OUTPUT
FIGURE 10-9: EXAMPL E OF HALF-BRIDGE APPLICATIONS
Period
Pulse Width
td
td
(1)
P1A(2)
P1B(2)
td = Dead-Band Delay
Period
(1) (1)
Note 1: At this ti me, the TM R2 register is equal t o the
PR2 register.
2: Output signals are shown as active-high.
P1A
P1B
FET
Driver
FET
Driver
Load
+
-
+
-
FET
Driver
FET
Driver
V+
Load
FET
Driver
FET
Driver
P1A
P1B
Standard Half-Bridge Circuit (“Push-P ull ”)
Half-Bridge Output Driving a Full-Bridge Circuit
© 2009 Microchip Technology Inc. DS41288F-page 97
PIC16F610/616/16HV610/616
10.4.2 FULL-BRIDGE MODE
In Full-Bridge mode, all four pins are used as outputs.
An example of full-bridge application is shown in
Figure 10-10.
In the Forward mode, pin CCP1/P1A is driven to its
active state, pin P1D is modulated, while P1B and P1C
will be driven to their inactive state as shown in Figure 10-
11.
In the Reverse mode, P1C is driven to its active state,
pin P1B is modulated, while P1A and P1D wi l l be driv en
to their i n ac tive s tate a s shown Figure 10-11.
P1A, P1B, P1C and P1D outputs are multiplexed with
the POR T dat a latch es. Th e ass ociate d TRIS bit s must
be cleared to configure the P1A, P1B, P1C and P1D
pins as outputs.
FIGURE 10-10: EXAMPLE OF FULL-BRIDGE APPLICATION
P1A
P1C
FET
Driver
FET
Driver
V+
V-
Load
FET
Driver
FET
Driver
P1B
P1D
QA
QB QD
QC
PIC16F610/616/16HV610/616
DS41288F-page 98 © 2009 Microchip Technology Inc.
FIGURE 10-11: EXAMPLE OF FULL-BRIDGE PWM OUTPUT
Period
Pulse Width
P1A(2)
P1B(2)
P1C(2)
P1D(2)
Forw a r d M o de
(1)
Period
Pulse Width
P1A(2)
P1C(2)
P1D(2)
P1B(2)
Reverse Mode
(1)
(1)
(1)
Note 1: At this time, the TMR2 register is equal to the PR2 register .
2: Output signal is shown as active-high.
© 2009 Microchip Technology Inc. DS41288F-page 99
PIC16F610/616/16HV610/616
10.4.2.1 Direction Change in Full-Bridge
Mode
In the Full-Bridge mode, the P1M1 bit in the CCP1CON
register allows users to control the forward/reverse
direction. When the application firmware changes this
direction co ntrol bit, the modu le will change to the new
direction on the next PWM cycle.
A direction change is initiated in software by changing
the P1M1 bit of the CCP1CON register. The following
sequen ce oc c urs fo ur Tim er2 c ycles prio r to the en d of
the current PWM period:
The modulate d outputs (P 1B and P1D ) are placed
in their inactive state.
The associated unmodulated outputs (P1A and
P1C) are switched to drive in the opposite
direction.
PWM modulati on resum es at the be ginnin g of the
next period.
See Figure 10-12 for an illustration of this sequence.
The Full-Bridge mode does not provide dead-band
delay. As one outpu t is modulated at a tim e, dead-band
delay is generally not required. There is a situation
where dead-band delay is required. This situation
occurs when both of the following conditions are true:
1. The direction of the PWM output changes when
the duty cycle of the output is at or near 100%.
2. The turn off time of the power switch, including
the power device and driver circuit, is greater
than the turn on time.
Figur e 10 -13 shows an exam ple of the PWM dir ection
chan gi ng from for w ar d to rev ers e , at a ne ar 100% duty
cycle. In this example, at time t1, the output P1A and
P1D become inactive, while output P1C becomes
active. Since the turn off time of the power devices is
longer than the turn on time, a shoot-through current
will flow through power devices QC and QD (see
Figure 10-10) for the duration of ‘t’. The same
phenomenon will occur to power devices QA and QB
for PWM di rec t io n ch an ge from reve rs e to forwa rd.
If changing PWM direction at high duty cycle is required
for an app lication, two possible solutions f or eliminatin g
the shoot-through current are:
1. Reduce PWM duty cycle for one PWM period
before changing directions.
2. Use switch drivers that can drive the switches of f
faster than they can drive them on.
Other options to prevent shoot-through current may
exist.
FIGURE 10-12: EXAMPLE OF PWM DIRECTION CHANGE
Pulse Width
Period(1)
Signal
Note 1: The direction bit P1M1 of the CCP1CON register is written any time during the PWM cycle.
2: When changing directions, the P1A and P1C signals switch before the end of the current PWM c ycle. The
modulated P1B and P1D signals are inactive at this time. The length of this time is four Timer2 counts.
Period
(2)
P1A (Active-High)
P1B (Active-High)
P1C (Active-High)
P1D (Active-High)
Pulse Width
PIC16F610/616/16HV610/616
DS41288F-page 100 © 2009 Microchip Technology Inc.
FIGURE 10-13: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE
Forward Period Reverse Period
P1A
TON
TOFF
T = TOFF – TON
P1B
P1C
P1D
External Switch D
Potential
Shoot-Through Current
Note 1: All signals are shown as active-high.
2: TON is the turn on delay of power switch QC and its driver.
3: TOFF is the turn off delay of power switch QD and its driver.
External Switch C
t1
DC
PW
© 2009 Microchip Technology Inc. DS41288F-page 101
PIC16F610/616/16HV610/616
10.4.3 START-UP CONSIDERATIONS
When any PWM mode is used, the application
hardware must use the proper external pull-up and/or
pull-down resistors on the PWM output pins.
The CCP1M<1:0> bits of the CCP1CON register allow
the us er t o ch oose whe the r th e P WM output si gna ls are
active-high or active-low for each pair of PWM output pins
(P1A/P1C and P1B/P1D). The PWM output polarities
must be selected before the PWM pins are configured as
outputs. Changing the polarity configuration while the
PWM pins are configured as outputs is not recommended
since it may result in damage to the application circuits.
The P1A, P1B, P1C and P 1D output latches may not be
in the proper states when the PWM module is
initialized. Enabling the PWM pins for output at the
same time as the Enhanced PWM modes may cause
damage to the applic ati on circuit. The En han ce d PWM
modes must be enabled in the proper Output mode and
complete a full PWM cycle before configuring the PWM
pins as outputs. The completion of a full PWM cycle is
indicated by the TMR2IF bit of the PIR1 register being
set as the second PWM period begins.
Note: When the microcontroller is released from
Reset, all of the I/O pins are in the high-
impedance state. The external circuits
must ke ep the powe r switch de vices in the
OFF state until the microcontroller drives
the I/O pi ns with the prope r signal leve ls or
activates the PWM output(s).
PIC16F610/616/16HV610/616
DS41288F-page 102 © 2009 Microchip Technology Inc.
10.4.4 ENHANCED PWM AUTO-
SH UTDOWN MODE
The PWM mode supports an Auto-Shutdow n m ode that
will disable the PWM outputs when an external
shutdown event occurs. Auto-Shutdown mode places
the PWM output pins into a predetermined state. This
mode is used to help prevent the PWM from damaging
the application.
The auto-shutdown sources are selected using the
ECCPASx bits of the ECCPAS register. A shutdown
event may be generated by:
•A logic0’ on the INT pin
Comparator C1
Comparator C2
Setting the ECCPASE bit in firmware
A shutdown condition is indicated by the ECCPASE
(Auto-Shutdown Event Status) bit of the ECCPAS
register. If the bit is a ‘0’, the PWM pins are operating
normally. If the bit is a ‘1’, the PWM outputs are in the
shutdown state.
When a shutdow n event oc curs, two things ha ppen:
The ECCPASE bit is set to ‘1’. The ECCPASE will
remain set until cleared in firmware or an auto-restart
occurs (see Section 10.4.5 “Auto-Restart Mode”).
The enabled PWM pins are asynchronously placed in
their shutdown states. The PWM output pins are
grouped into pairs [P1A/P1C] and [P1B/P1D]. The state
of each pin pair is determined by the PSSAC and
PSSBD bits of the ECCPAS register. Each pin pair may
be placed into one of three st ates:
Drive logic ‘1
Drive logic ‘0
Tri-state (high-impedance)
REGISTER 10-2: ECCPAS: ENHANCED CAPTURE/C OMPARE/PWM AUTO-SHUTDOWN
CONTROL REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1 PSSBD0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 ECCPASE: ECCP Auto-Shutdown Event Status bit
1 = A shutdown event has occurred; ECCP outputs are in shutdown state
0 = ECCP outputs are operating
bit 6-4 ECCPAS<2:0>: ECCP Auto-shutdown Source Select bits
000 = Auto-Shutdown is disabled
001 = Comparator C1 output high
010 = Comparator C2 output high(1)
011 = Either Comp arato rs outp ut is high
100 =V
IL on INT pin
101 =V
IL on INT pin or Comparator C1 output high
110 =V
IL on INT pin or Comparator C2 output high
111 =V
IL on INT pin or either Comparators output is high
bit 3-2 PSSACn: Pins P1A and P1C Shutdown State Control bits
00 = Drive pins P1A and P1C to ‘0
01 = Drive pins P1A and P1C to ‘1
1x = Pins P1A and P1C tri-state
bit 1-0 PSSBDn: Pins P1B and P1D Shutdown State Control bits
00 = Drive pins P1B and P1D to ‘0
01 = Drive pins P1B and P1D to ‘1
1x = Pins P1B and P1D tri-state
© 2009 Microchip Technology Inc. DS41288F-page 103
PIC16F610/616/16HV610/616
FIGURE 10-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PRSEN = 0)
10.4.5 AUTO-RE START MODE
The Enhanced PWM can be configured to automati-
cally restart the PWM signal once the auto-shutdown
condition has been removed. Auto-restart is enabled by
setting the PRSEN bit in the PWM1CON register.
If auto-restart is enabled, the ECCPASE bit will remain
set as long as the auto-shutdown condition is active.
When the auto-shutdown condition is removed, the
ECCPASE bit will be cleared via hardware and normal
operation will resume.
FIGURE 10-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PRSEN = 1)
Note 1: The auto-shutdown condition is a level-
based signal, not an edge-based signal.
As long as the level is present, the auto-
shutdown will persist.
2: Writing to the ECCPASE bit is disabled
while an auto-shutdown condition
persists.
3: Once the auto-shutdown condition has
been removed and the PWM restarted
(either through firmware or auto-restart),
the PWM signal will always restart at the
beginning of the next PWM period.
Shutdown
PWM
ECCPASE bit
Activity
Event
Shutdown
Event Occurs Shutdown
Event Clears PWM
Resumes
Normal PWM
Start of
PWM Period
ECCPASE
Cleared by
Firmware
PWM Period
Shutdown
PWM
ECCPASE bit
Activity
Event
Shutdown
Event Occurs Shutdown
Event Cle ars PWM
Resumes
Normal PWM
Start of
PWM Period
PWM Period
PIC16F610/616/16HV610/616
DS41288F-page 104 © 2009 Microchip Technology Inc.
10.4.6 PROGRAMMABLE DEAD-BAND
DELAY MODE
In half-b ridge applications where all power switches are
modul ate d at t he P WM fr equ ency, th e pow er sw itch es
normall y require more tim e to turn of f than to turn on. If
both the upper and lower power switches are switched
at the same time (one turned on, and the other turned
off), both switches ma y be on for a short period of tim e
until one switch completely turns off. During this brief
interval , a ve ry hig h curre nt (sh oot -through curren t) will
flow throug h both po wer swi tches, shorting the bri dge
supply. To avoid this potentially destructive shoot-
through current from flowing during switching, turning
on either of the power switches is normally delayed to
allow the other switch to completely turn off.
In Half-Bridge mode, a digitally programmable dead-
band delay is available to avoid shoot-through current
from destroying the bridge power switches. The delay
occurs at the si gnal tra nsition fro m the no n-acti ve st ate
to the active state. See Figure 10-16 for illustration.
The lower seven bits of the associated PWM1CON
register (Register 10-3) sets the delay period in terms
of microcontroller instruction cycles (TCY or 4 TOSC).
FIGURE 10-16: EXAMPLE OF HALF-
BRIDGE PWM OUTPUT
FIGURE 10-17 : EXA MPL E OF HALF-BRIDGE APPLICATIONS
Period
Pulse Width
td
td
(1)
P1A(2)
P1B(2)
td = Dead-Band Delay
Period
(1) (1)
Note 1: At this time, the TMR2 register is equal to the
PR2 register.
2: Output signals are shown as active-high.
P1A
P1B
FET
Driver
FET
Driver
V+
V-
Load
+
V
-
+
V
-
Standard Half-Bridge Circuit (“Push-P ull ”)
© 2009 Microchip Technology Inc. DS41288F-page 105
PIC16F610/616/16HV610/616
TABLE 10-7: SUMMARY OF REGISTERS ASSOCIATED WITH PWM
REGISTER 10-3: PWM1CON: ENHANCED PWM CONTROL REGISTER
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
PRSEN PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 PRSEN: PWM Restart Enab le bit
1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes
away; the PWM restarts automatically
0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM
bit 6-0 PDC<6:0>: PWM Delay Count bits
PDCn = Number of FOSC/4 (4 * TOSC) cycles between the scheduled time when a PWM signal
should transition active and the actual time it transitions active
Name Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Value on
POR, BOR
Value on
all other
Resets
CCP1CON(1) P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000 0000 0000
CCPR1L(1) Capture/Compare/PWM Register 1 Low Byte xxxx xxxx uuuu uuuu
CCPR1H(1) Capture/Co mpare/PWM Register 1 Hig h Byte xxxx xxxx uuuu uuuu
CM1CON0 C1ON C1OUT C1OE C1POL C1R C1CH1 C1CH0 0000 -000 0000 -000
CM2CON0 C2ON C2OUT C2OE C2POL C2R C2CH1 C2CH0 0000 -000 0000 -000
CM2CON1 MC1OUT MC2OUT T1ACS C1HYS C2HYS T1GSS C2SYNC 00-0 0010 00-0 0010
ECCPAS(1) ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1 PSSBD0 0000 0000 0000 0000
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
PIE1 ADIE(1) CCP1IE(1) C2IE C1IE —TMR2IE
(1) TMR1IE -000 0-00 0000 0-00
PIR1 ADIF(1) CCP1IF(1) C2IF C1IF —TMR2IF
(1) TMR1IF -000 0-00 0000 0-00
PWM1CON(1) PRSEN PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0 0000 0000 0000 0000
T2CON(1) TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 -000 0000
TMR2(1) Timer2 Mo dul e Regi ster 0000 0000 0000 0000
TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 --11 1111 --11 1111
Legend: – = Unimpl emented loc ations, read as ‘0’, u = unchanged, x = unknown. Shaded cells are not used by the Capture, Compare and PWM.
Note 1: PIC16F616/16HV616 only .
PIC16F610/616/16HV610/616
DS41288F-page 106 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 107
PIC16F610/616/16HV610/616
11.0 VOLTAGE REGULATOR
The PIC16HV610/16HV616 include a permanent
internal 5 volt (nominal) shunt regulator in parallel with
the VDD pin. This eliminates the need for an external
voltage regulator in systems sourced by an
unregulated supply. All external devices connected
directly to the VDD pin will share the regulated supply
voltage and contribute to the total VDD supply current
(ILOAD).
11.1 Regulator Operation
A shunt regulator generates a specific supply voltage
by creati ng a volt age drop ac ross a p ass resistor R SER.
The voltage at the VDD pin of the microcontroller is
monitored and compared to an internal voltage refer-
ence. The current through the resistor is then adjusted,
based on the result of the comparison, to produce a
volt age drop equal to the difference between the supply
voltage VUNREG and the VDD of the microcontroller.
See Figure 11-1 for voltage regulator schematic.
FIGURE 11-1: VOLTAGE REGULATOR
An external current limiting resistor, RSER, located
betwee n the u nreg ulated supp ly, V UNREG, and the VDD
pin, drops the difference in voltage between VUNREG
and VDD. RSER must be between RMAX and RMIN as
defined by Equatio n 11-1.
EQUATION 11-1: RSER LIMITING RESI STOR
11.2 Regulator Considerations
The supply voltage VUNREG and load current are not
constant. Therefore, the current range of the regulator
is limited. Selecting a value for RSER must take these
three factors into consideration.
Since the regulator uses the band gap voltage as the
regulated voltage reference, this voltage reference is
permanently enabled in the PIC16HV610/16HV616
devices.
Feedback
VDD
VSS
CBYPASS
RSER
VUNREG
ISUPPLY
ISHUNT
ILOAD
RMAX = (VUMIN - 5V)
1.05 • (4 MA + ILOAD)
RMIN = (VUMAX - 5V)
0.95 • (50 MA)
Where:
RMAX = maximum value of RSER (ohms)
RMIN = minimum v alue of RSER (ohms)
VUMIN = minimum v alue of VUNREG
VUMAX= maximum value of VUNREG
VDD = regulated voltage (5V nominal)
ILOAD = maximum expected load current in mA
including I/O pin currents and external
circuits connected to VDD.
1.05 = compensatio n for +5% to leranc e of RSER
0.95 = compensation for -5% tolerance of RSER
PIC16F610/616/16HV610/616
DS41288F-page 108 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 109
PIC16F610/616/16HV610/616
12.0 SPECIAL FEATURES OF THE
CPU
The PIC16F610/616/16HV610/616 has a host of
features intended to maximize system reliability,
minimize cost through elimination of external
components, provide power-saving features and offer
code protection.
These features are:
Reset
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Ti mer (OST)
- Brown-out Reset (BOR)
Interrupts
Watchdog Timer (WDT)
Oscillator selection
Sleep
Code protection
ID Locations
In-Circuit Serial Programming™
The PIC16 F61 0/6 16/1 6H V61 0/616 has two time rs th at
offer necessary delays on power-up. One is the
Oscillator Start-up Timer (OST), intended to keep the
chip in Reset until the crystal oscillator is stable. The
other is t he Power-up Timer (PWRT), wh ic h p rov ide s a
fixed delay of 64 ms (nominal) on power-up only,
designed to keep the part in Reset while the power
supply stabilizes. There is also circuitry to reset the
device if a brown-out occurs , which can use the Power-
up Timer to prov id e at least a 64 ms Rese t. With t hes e
three functions-on-chip, most applications need no
external Reset circuitry.
The Sleep mode is de signe d to of fer a very low-c urrent
Power-Dow n mode. The us er ca n wa ke -up fro m Slee p
through:
External Reset
Watchdog Timer Wake-up
An interrupt
Several oscillator options are also made available to
allow the part to fit the application. The INTOSC option
saves system cost while the LP crystal option saves
power. A set of Configuration bits are used to select
various options (see Register 12-1).
12.1 Configur ation Bit s
The Configuration bits can be programmed (read as
0’), or left un programmed (read as ‘ 1) to select various
device configurations as shown in Register 12-1.
These bits are mapped in program memory location
2007h.
Note: Address 2007h is beyond the user program
memory space. It belongs to the special
configuration memory space (2000h-
3FFFh), which can be accessed only during
programming. See the Memory Program-
ming Specification (DS41284) for more
information.
PIC16F610/616/16HV610/616
DS41288F-page 110 © 2009 Microchip Technology Inc.
REGISTER 12-1: CONFIG: CONFIGURATION WORD REGISTER
—BOREN1
(1) BOREN0(1)
bit 15 bit 8
IOSCFS CP(2) MCLRE(3) PWRTE WDTE FOSC2 FOSC1 FOSC0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit P = Programmable’ U = Unimplemented bit,
read as ‘0
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 15-10 Unimplemented: Read as1
bit 9-8 BOREN<1:0>: Brown-out Reset Selection bits(1)
11 = BOR enabled
10 = BOR enabled during operation and disabled in Sleep
0x = BOR disabled
bit 7 IOSCFS: Internal Oscillator Frequency Select bit
1 = 8 MHz
0 = 4 MHz
bit 6 CP: Code Protection bit(2)
1 = Program memory code protection is disabled
0 = Program memory code protection is enabled
bit 5 MCLRE: MCLR Pin Function Select bit(3)
1 = MCLR pin function is MCLR
0 = MCLR pin function is digital input, MCLR internally tied to VDD
bit 4 PWRTE: Power-up Timer Enable bit
1 = PWRT disabled
0 = PWRT enabled
bit 3 WDTE: Watchdog Timer Enable bit
1 = WDT enabled
0 = WDT disabled
bit 2-0 FOSC<2:0>: Oscilla tor Selection bits
111 = RC oscillat or: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on
RA5/OSC1/CLKIN
100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on
RA5/OSC1/CLKIN
011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
001 = XT oscilla tor: Crys t al /res on ator on RA4/O SC2/CL KOUT and RA5/OSC1/ C LKIN
000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.
2: The entire program memory will be erased when the code protection is turned off.
3: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.
© 2009 Microchip Technology Inc. DS41288F-page 111
PIC16F610/616/16HV610/616
12.2 Calibration Bits
The 8 MHz internal oscillator is factory calibrated.
These calibration values are stored in fuses located in
the Calibration Word (2008h). The Calibration Word is
not erased when using the specified bulk erase
sequence in the Memory Programming Specification
(DS4128 4) and thus , doe s not requi re repr ogramming.
12.3 Reset
The PIC16F610/616/16HV610/616 differentiates
between various kinds of Reset:
a) Power-on Reset (POR)
b) WDT Reset during normal operation
c) WDT Reset during Sleep
d) MCLR Reset during normal operation
e) MCLR Reset during Sleep
f) Brown-out Reset (BOR)
Some regi sters a re not af fected in any Rese t condi tion;
their st at us is un kn ow n o n POR a nd un ch ang ed in any
other Reset. Most other registers are reset to a “Reset
state” on:
Pow er-on Reset
•MCLR
Reset
•MCLR
Reset during Sleep
WDT Reset
Brown-out Reset (BOR)
WDT wake-up does not cause register resets in the
same manner as a WDT Reset since wake-up is
viewe d as the resumptio n of no rm al op eration. TO an d
PD bits are set or cleared differently in different Reset
situati ons, as indicate d in Table 12-2. So ftware can use
these bits to determine the nature of the Reset. See
Table 12-4 for a full description of Reset states of all
registers.
A simplif ied block diagra m of the On-Chip Rese t Circu it
is sh own i n Figure 12-1.
The MCLR Reset path has a noise filter to detect and
ignore small pulses. See Section 15.0 “Electrical
Specifications” for pulse-width specifications.
FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
S
RQ
External
Reset
MCLR/VPP pin
VDD
OSC1/
WDT
Module
POR
Detect
OST/PWRT
On-Chip
WDT
Time-out
Power-on Reset
OST
10-bit Ripple Counter
PWRT
Chip_Reset
11-bit Ripple Counter
Reset
Enable OST
Enable PWRT
Sleep
Brown-out(1)
Reset BOREN
CLKI pin
Note 1: Refer to the Configuration Word register (Register 12-1).
RC OSC
PIC16F610/616/16HV610/616
DS41288F-page 112 © 2009 Microchip Technology Inc.
12.3.1 POWER-ON RESET (POR)
The on-chip POR circuit holds the chip in Reset until
VDD has reached a high enough level for proper
operation. To take advantage of the POR, simply
connect the MCLR pin through a resistor to VDD. This
will eliminate external RC components usually needed
to create Power-on Reset. A maximum rise time for
VDD is required. See Section 15.0 “Electrical
Specifications” for details. If the BOR is enabled, the
maximum rise time specification does not apply. The
BOR circuitry will keep the device in Reset until VDD
reaches VBOR (see Secti on 12.3.4 “Br own-out Reset
(BOR)”).
When the device starts normal operation (exits the
Reset condition), device operating parameters (i.e.,
voltage, frequency, temperature, etc.) must be met to
ensure proper operation. If these conditions are not
met, the device must be held in Reset until the
operating conditions are met.
For additional information, refer to Application Note
AN607, “Power-up Trouble Shooting” (DS00607).
12.3.2 MCLR
PIC16F610/616/16HV610/616 has a noise filter in the
MCLR Reset path. The filter will detect and ignore
small pul ses.
It should be noted that a WDT Reset does not drive
MCLR pin low.
Voltages applied to the MCLR pin that exceed its
specification can result in both MCLR Resets and
excessive current beyond the device specification
during the ESD event. For this reason, Microchip
recommends that the MCLR pin no longer be tied
directly to VDD. The use of an RC netw ork, as shown in
Figure 12-2, is suggeste d.
An internal MCLR option is enabled by clearing the
MCLRE bit in the Configuration Word register. When
MCLRE = 0, the Reset signal to the chip is generated
internally. When the MCLRE = 1, the RA3/MCLR pin
becomes an external Reset input. In this mode, the
RA3/MCLR pin has a we ak pull-up to VDD.
FIGURE 12-2: RECOMMENDED MCLR
CIRCUIT
12.3.3 POWER-UP TIMER (PWRT)
The P owe r-u p Timer pr ov ides a fi xed 64 ms (nomi nal )
time-out on power-up only, from POR or Brown-out
Reset. The Power-up Timer operates from an internal
RC oscillator. For more information, see Section 3.4
“Internal Clock Modes”. The chip is kept in Reset as
long as PWRT is active. The PWRT delay allows the
VDD to rise to an acceptable level. A Configuration bit,
PWRTE, can disable (if set) or enable (if cleared or
programmed) the Power-up Timer. The Power-up
Timer should be enabled when Brown-out Reset is
enabled, although it is not required.
The Power-up Timer delay will vary from chip-to-chip
due to:
•V
DD variation
Temperature variation
Process variation
See DC parameters for details (Section 15.0
“Electrical Specifications”).
Note: The POR circuit does not produce an
internal Reset when VDD declines. To re-
enable the POR, VDD must reach Vss for
a minimum of 100 μs.
Note: Voltage spikes below VSS at the MCLR
pin, induc ing cu rrent s gre ater than 80 mA,
may ca use la tch-up . Thus , a ser ies res is-
tor of 50-100 Ω should be used when
applying a “low” level to the MCLR pin,
rather than pulling this pin directly to VSS.
VDD
PIC® MCU
MCLR
R1
1kΩ (or greater)
C1
0.1 μF
(optional, not critical)
R2
100 Ω
(needed with capacitor)
SW1
(optional)
© 2009 Microchip Technology Inc. DS41288F-page 113
PIC16F610/616/16HV610/616
12.3.4 BROWN-OUT RESET (BOR)
The BOREN0 and BOREN1 bits in the Configuration
Word register select one of three BOR modes.
Selectin g BOREN<1:0> = 10, the BOR is autom atically
disabled in Sleep to conserve power and enabled on
wake-u p. See Register 12-1 for th e Configur ation Word
definition.
A brown-out occurs when VDD falls below VBOR for
greater than parameter TBOR (see Section 15.0
“Electrical Specifications). The brown-out condition
will reset the device. This will occur regardless of VDD
slew rate. A Brown-out Reset may not occur if VDD falls
below VBOR for less than parameter TBOR.
On any Reset (Power-on, Brown-out Reset, Watchdog
timer, etc.), the chip will remain in Reset until VDD rises
above VBOR (see Figure 12-3). If enabled, the Power-
up T imer will be invoked b y the Reset and keep the chip
in Reset an addi tional 64 ms.
If VDD drops below VBOR while the Power-up Timer is
running, the chip will go back into a Brown-out Reset
and the Power-u p Timer will be re-initialized. Onc e VDD
rises above VBOR, the Power-up Timer will execute a
64 ms Reset.
FIGURE 12-3: BROWN-OUT SITUATIONS
Note: The Power-up Timer is enabled by the
PWRTE bit in the Configuration Word
register.
64 ms(1)
VBOR
VDD
Internal
Reset
VBOR
VDD
Internal
Reset 64 ms(1)
< 64 ms
64 ms(1)
VBOR
VDD
Internal
Reset
Note 1: 64 ms delay only if PWRTE bit is programmed to ‘0’.
PIC16F610/616/16HV610/616
DS41288F-page 114 © 2009 Microchip Technology Inc.
12.3.5 TIME-OUT SEQUENCE
On power-up, the time-out seque nce is a s follows:
PWRT time-out is invoked after POR has expired.
OST is activated after the PWRT time-out has
expired.
The total time-out will vary based on oscillator
configuration and PWR TE bit status. For example, in EC
mode with PWRTE bit erased (PWRT disabled), there
will be no time-out at all. Figure 12-4, Figure 12-5 and
Figure 12-6 depict time-out sequences.
Since the time-outs occur from the POR pulse, if MCLR
is kept low long enough, the time-outs will expire. Then,
bringing MCLR high will begin execution immediately
(see Figure 12-5). This is useful for testing purposes or
to synchronize more than one PIC16F610/616/
16HV610/616 device op erating in parallel.
Table 12-5 shows the Reset conditions for some
special registers, while Table 12-4 shows the Reset
conditions for all the registers.
12.3.6 POWER CONTROL (PCON)
REGISTER
The Power Control register PCON (address 8Eh) has
two Status bits to indicate what type of Reset occurred
last.
Bit 0 is BOR (Brown-out). BOR is unknown on Power-
on Reset. It must then be set by the user and checked
on subsequent Reset s to see if BOR = 0, indicating that
a Brown-out has occurred. The BOR Status bit is a
“don’t care” and is not necessarily predictable if the
brown-o ut circuit is disabl ed (BOREN<1:0> = 00 in the
Configuration Word register).
Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on
Reset and unaf fec ted oth erwise. T he user m ust write a
1’ to this bit following a Power-on Reset. On a subse-
quent Reset, if POR is ‘0’, it will indicate that a Power-
on Reset has occurred (i.e., VDD may have gone too
low).
For more inform ation, see Section 12.3.4 “Bro wn- out
Reset (BOR)”.
TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS
TABLE 12-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE
TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET
Oscillator Configuration Power-up Brown-out Reset W ake-up from
Sleep
PWRTE = 0PWRTE = 1PWRTE = 0PWRTE = 1
XT, HS, LP TPWRT + 1024 •
TOSC 1024 • TOSC TPWRT + 1024 •
TOSC 1024 • TOSC 1024 • TOSC
RC, EC, INTOSC TPWRT —TPWRT ——
POR BOR TO PD Condition
0x11Power-on Reset
u011Brown-out Reset
uu0uWDT Reset
uu00WDT Wake-up
uuuuMCLR Reset during normal operation
uu10MCLR Reset during Sleep
Legend: u = unchanged, x = unknown
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets(1)
PCON —PORBOR ---- --qq ---- --uu
STATUS IRP RP1 RP0 TO PD ZDC C0001 1xxx 000q quuu
Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition.
Shaded cell s are not us ed by BOR.
Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
© 2009 Microchip Technology Inc. DS41288F-page 115
PIC16F610/616/16HV610/616
FIGURE 12-4: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 1
FIGURE 12-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2
FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)
TPWRT
TOST
VDD
MCLR
Internal POR
PWRT T ime-out
OST Time-out
Internal Reset
VDD
MCLR
Internal POR
PWRT Time-out
OST Time-out
Internal Reset
TPWRT
TOST
TOST
VDD
MCLR
Internal POR
PWRT Time-out
OST Time-out
Internal Reset
TPWRT
PIC16F610/616/16HV610/616
DS41288F-page 116 © 2009 Microchip Technology Inc.
TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS
Register Address Power-on
Reset
MCLR Reset
WDT Reset
Brown-out Reset(1)
Wake-up from Sleep through
Interrupt
Wake-up from Sleep through
WDT Time-out
W—xxxx xxxx uuuu uuuu uuuu uuuu
INDF 00h/80h xxxx xxxx xxxx xxxx uuuu uuuu
TMR0 01h xxxx xxxx uuuu uuuu uuuu uuuu
PCL 02h/82h 0000 0000 0000 0000 PC + 1(3)
STATUS 03h/83h 0001 1xxx 000q quuu(4) uuuq quuu(4)
FSR 04h/84h xxxx xxxx uuuu uuuu uuuu uuuu
PORTA 05h --x0 x000 --u0 u000 --uu uuuu
PORTC 07h --xx xx00 --uu 00uu --uu uuuu
PCLATH 0Ah/8Ah ---0 0000 ---0 0000 ---u uuuu
INTCON 0Bh/8Bh 0000 0000 0000 0000 uuuu uuuu(2)
PIR1 0Ch -000 0-00 -000 0-00 -uuu u-uu(2)
TMR1L 0Eh xxxx xxxx uuuu uuuu uuuu uuuu
TMR1H 0Fh xxxx xxxx uuuu uuuu uuuu uuuu
T1CON 10h 0000 0000 uuuu uuuu -uuu uuuu
TMR2(6) 11h 0000 0000 0000 0000 uuuu uuuu
T2CON(6) 12h -000 0000 -000 0000 -uuu uuuu
CCPR1L(6) 13h xxxx xxxx uuuu uuuu uuuu uuuu
CCPR1H(6) 14h xxxx xxxx uuuu uuuu uuuu uuuu
CCP1CON(6) 15h 0000 0000 0000 0000 uuuu uuuu
PWM1CON(6) 16h 0000 0000 0000 0000 uuuu uuuu
ECCPAS(6) 17h 0000 0000 0000 0000 uuuu uuuu
VRCON 19h 0000 0000 0000 0000 uuuu uuuu
CM1CON0 1Ah 0000 -000 0000 -000 uuuu -uuu
CM2CON0 1Bh 0000 -000 0000 -000 uuuu -uuu
CM2CON1 1Ch 00-0 0000 00-0 0000 uu-u uuuu
ADRESH(6) 1Eh xxxx xxxx uuuu uuuu uuuu uuuu
ADCON0(6) 1Fh 0000 0000 0000 0000 uuuu uuuu
OPTION_REG 81h 1111 1111 1111 1111 uuuu uuuu
TRISA 85h --11 1111 --11 1111 --uu uuuu
TRISC 87h --11 1111 --11 1111 --uu uuuu
PIE1 8Ch -000 0-00 -000 0-00 -uuu u-uu
PCON 8Eh ---- --0x ---- --uu(1, 5) ---- --uu
Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition.
Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt
vector (0004h).
4: See Table 12-5 for Reset value for specific condition.
5: If Reset was due to brown-out, then bit 0 = 0. All other Rese ts will caus e bit 0 = u.
6: PIC16F616/16HV616 only.
7: ANSEL <3:2> For PIC16F616/HV616 only.
© 2009 Microchip Technology Inc. DS41288F-page 117
PIC16F610/616/16HV610/616
TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS
OSCTUNE 90h ---0 0000 ---u uuuu ---u uuuu
ANSEL(7) 91h 1111 1111 1111 1111 uuuu uuuu
PR2(6) 92h 1111 1111 1111 1111 1111 1111
WPUA 95h --11 -111 --11 -111 --uu -uuu
IOCA 96h --00 0000 --00 0000 --uu uuuu
SRCON0 99h 0000 00-0 0000 00-0 uuuu uu-u
SRCON1 9Ah 00-- ---- 00-- ---- uu-- ----
ADRESL(6) 9Eh xxxx xxxx uuuu uuuu uuuu uuuu
ADCON1(6) 9Fh -000 ---- -000 ---- -uuu ----
Condition Program
Counter Status
Register PCON
Register
Power-on Reset 000h 0001 1xxx ---- --0x
MCLR Reset during normal operation 000h 000u uuuu ---- --uu
MCLR Reset during Sleep 000h 0001 0uuu ---- --uu
WDT Reset 000h 0000 uuuu ---- --uu
WDT Wake- up PC + 1 uuu0 0uuu ---- --uu
Brown-out Reset 000h 0001 1uuu ---- --10
Interrupt Wake-up from Sleep PC + 1(1) uuu1 0uuu ---- --uu
Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’.
Note 1: When t he wa ke -up i s du e to an interrupt and G lo ba l Int errupt Enable bit, GIE, is set, the P C is l oad ed w i th
the inter rupt vector (0004h) after executio n of PC + 1.
TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)
Register Address Power-on
Reset
MCLR Reset
WDT Reset (Continued)
Brown-out Reset(1)
Wake-up from Sleep through
Interrupt
Wake-up from Sleep through
WDT Time-ou t (Continued )
Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition.
Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt
vector (0004h).
4: See Table 12-5 for Reset value for specific condition.
5: If Reset was due to brown-out, then bit 0 = 0. All other Rese ts will caus e bit 0 = u.
6: PIC16F616/16HV616 only.
7: ANSEL <3:2> For PIC16F616/HV616 only.
PIC16F610/616/16HV610/616
DS41288F-page 118 © 2009 Microchip Technology Inc.
12.4 Interrupts
The PIC16F610/616/16HV610/616 has multiple
sources of interrupt:
External Interrupt RA2/INT
Tim er0 Overflow Interrupt
PORTA Change Interrupts
2 Comparator Interrupts
A/D Interrupt (PIC16F616/16HV616 only)
Tim er1 Overflow Interrupt
Timer2 Ma tch Inte rrupt (PIC16F616/16H V616 onl y)
Enhanced CCP Interrupt (PIC16F616/16HV616
only)
The Interrup t Control register (INTCON) and Peripheral
Interrupt Request Register 1 (PIR1) record individual
interrupt requests in flag bits. The INTCON register
also has individual and global interrupt enable bits.
The Global Interrupt Enable bit, GIE of the INTCON
register, enables (if set) all unmasked interrupts, or
disables (if cleared) all interrupts. Individual interrupts
can be disabled through their corresponding enable
bits in the INTCON register and PIE1 register. GIE is
cleared on Reset.
When an interrupt is serviced, the following actions
occu r automatically:
The GIE is clea red to di sa ble an y fu rthe r interrupt.
The return address is pushed onto the stack.
The PC is loaded with 0004h.
The Return from Interrupt instruction, RETFIE, exits
the interrupt routine, as well as sets the GIE bit, which
re-enabl es unm as ke d interrupts.
The following interrupt flags are contained in the INT-
CON register:
INT Pin Interrupt
PORTA Change Interrupt
Tim er0 Overflow Interrupt
The peripheral interrupt flags are contained in the
special register, PIR1. The corresponding interrupt
enable bit is contained in special register, PIE1.
The following interrupt flags are contained in the PIR1
register:
A/D Interrupt
2 Comparator Interrupts
Tim er1 Overflow Interrupt
Timer2 Match Interrupt
Enhanced CCP Interrupt
For external interrupt events, such as the INT pin or
PORTA change interrupt, the interrupt latency will be
three or four instruction cycles. The exact latency
depends upon when the interrupt event occurs (see
Figure 12-8). The latency is the same for one or two-
cycle instructions. Once in the Interrupt Service
Routine, the source(s) of the interrupt can be
determined by polling the interrupt flag bits. The
interrupt flag bit(s) must be cleared in software before
re-enabling interrupts to avoid multiple interrupt
requests.
For additional information on Timer1, Timer2,
comparators, ADC, Enhanced CCP modules, refer to
the respective peripheral section.
12.4.1 RA2/INT INTERRUPT
The external interrupt on the RA2/INT pin is edge-
triggered; either on the rising edge if the INTEDG bit of
the OPTION register is set, or the falling edge, if the
INTEDG b it is c lear. When a valid e dge ap pea rs on th e
RA2/INT pin, the INTF bit of the INTCON register is set.
This interrupt can be disabled by clearing the INTE
control bit of the INTCON register. The INTF bit must
be cleare d by so ftware in th e In terru pt Serv ic e Rou tin e
before r e-enabl ing t his interrup t. The RA2/INT interru pt
can wake-up the processor from Sleep, if the INTE bit
was set prior to going into Sleep. See Section 12.7
“Power-Down M ode (Sleep)” for details on Sleep and
Figure 12-9 for timing of wake-up from Sleep through
RA2/INT interrupt.
Note 1: Individual interrupt flag bits are set,
regardless of the status of their
corresponding mask bit or the GIE bit.
2: When an instruction that clears the GIE
bit is executed, any interrupts that were
pending for execution in the next cycle
are ignored. The interrupts, which were
ignored, are still pending to be serviced
when the GIE bit is set again.
Note: The ANSEL register must be initialized to
configure an analog channel as a digital
input. Pi ns configu red as analo g inputs will
read ‘0’ and cannot generate an interrupt.
© 2009 Microchip Technology Inc. DS41288F-page 119
PIC16F610/616/16HV610/616
12.4.2 TIMER0 INTERRUPT
An overflow (FFh 00h) in the TMR0 register will set
the T0IF bit of the INTCON register. The interrupt can
be enabled/disabled by setting/clearing T0IE bit of the
INTCON register. See Section 5.0 “Timer0 Module”
for operation of the Timer0 module.
12.4.3 PORTA INTERRUPT-ON-CHANGE
An input change on PORTA sets the RAIF bit of the
INTCON register. The interrupt can be enabled/
disabl ed by setting/clearing the RAIE bit of the INTCON
register. Plus, in dividual pins can be configured through
the IOCA register.
FIGURE 12-7: INTE RRUP T LOGIC
Note: If a change on the I/O pin should occur
when any PORTA operation is being
execute d, then the RAIF inte rrupt flag may
not get set.
TMR1IF
TMR1IE
C1IF
C1IE
T0IF
T0IE
INTF
INTE
RAIF
RAIE
GIE
PEIE
Wake-up (If in Sleep mode)(1)
Inte rrup t to C PU
ADIF(2)
ADIE(2)
IOC-RA0
IOCA0
IOC-RA1
IOCA1
IOC-RA2
IOCA2
IOC-RA3
IOCA3
IOC-RA4
IOCA4
IOC-RA5
IOCA5
TMR2IF(2)
TMR2IE(2)
CCP1IF(2)
CCP1IE(2)
C2IF
C2IE
Note 1: Some peripherals depend upon the system clock for
operation. Since the system clock is suspended during Sleep, only
those peripherals which do not depend upon the system clock will wake
the part from Sleep. See Section 12.7.1 “Wake-up from Sleep”.
2: PIC16F616/16HV616 only.
PIC16F610/616/16HV610/616
DS41288F-page 120 © 2009 Microchip Technology Inc.
FIGURE 12-8: INT PIN INTERRUPT TIMING
TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Va lu e on
POR, BOR
Va lue on
all othe r
Resets
INTCON GIE PEIE T0IE INTE RAIE T0IF INTF RAIF 0000 0000 0000 0000
IOCA IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0 --00 0000 --00 0000
PIR1 —ADIF
(1) CCP1IF(1) C2IF C1IF —TMR2IF
(1) TMR1IF -000 0-00 -000 0-00
PIE1 —ADIE
(1) CCP1IE(1) C2IE C1IE —TMR2IE
(1) TMR1IE -000 0-00 -000 0-00
Legend: x = unknow n , u = unchanged, – = unimplemented read as 0’, q = value depends upon condition.
Shaded cells are not used by the interrupt module.
Note 1: PIC16F616/16HV616 only.
Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4
OSC1
CLKOUT
INT p i n
INTF flag
(INTCON reg.)
GIE bit
(INTCON reg.)
INSTRUCTION FLOW
PC
Instruction
Fetched
Instruction
Executed
Interrupt Latency
PC PC + 1 PC + 1 0004h 0005h
Inst (0004h) Inst (0005h)
Dummy Cycle
Inst (PC) Inst (PC + 1)
Inst (PC – 1) Inst (0004h)
Dummy Cycle
Inst (PC)
Note 1: INTF flag is sampled here (every Q1).
2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency
is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
3: CLKOUT is available only in INTOSC and RC Oscillator modes.
4: For minimum width of INT pulse, refer to AC specifications in Section 15.0 “Electrical Specifications”.
5: INTF is enabled to be set any time during the Q4-Q1 cycles.
(1) (2)
(3) (4)
(5)
(1)
© 2009 Microchip Technology Inc. DS41288F-page 121
PIC16F610/616/16HV610/616
12.5 Context Saving During Int e rrupt s
During an interrupt, only the return PC value is saved
on the stack. Typically, users may wish to save key
registers during an interrupt (e.g., W and STATUS
registers). This must be implemented in software.
Temporary holding registers W_TEMP and
STATUS_TEMP should be placed in the last 16 bytes
of GPR (see Figure 2-4). These 16 locations are
common to all banks and do not require banking. This
makes context save and restore operations simpler.
The code shown in Ex ample 12-1 can be used to:
Store the W register
Store the STATUS register
Execute the ISR code
Restore the Status (and Bank Select Bit register)
Restore the W register
EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM
Note: The PIC16F610/616/16HV610/616 does
not require saving the PCLATH. However,
if computed GOTOs are used in both the
ISR an d the main code , the PCLATH must
be saved and restored in the ISR.
MOVWF W_TEMP ;Copy W to TEMP register
SWAPF STATUS,W ;Swap status to be saved into W
;Swaps are used because they do not affect the status bits
MOVWF STATUS_TEMP ;Save status to bank zero STATUS_TEMP register
:
:(ISR) ;Insert user code here
:
SWAPF STATUS_TEMP,W ;Swap STATUS_TEMP register into W
;(sets bank to original state)
MOVWF STATUS ;Move W into STATUS register
SWAPF W_TEM P,F ;Swap W_TEMP
SWAPF W_TEMP,W ;Swap W_TEMP into W
PIC16F610/616/16HV610/616
DS41288F-page 122 © 2009 Microchip Technology Inc.
12.6 Watchdog T imer (WDT)
The Watchdog Timer is a free running, on-chip RC
oscillator , which requires no external components. This
RC oscillator is sep arate from the external RC oscillator
of the CLKIN pin and INTOSC. That means that the
WDT will run , even if th e clock on the OSC 1 and OSC 2
pins of the device has been stopped (for example, by
execut ion of a SLEEP instruc tio n). During normal oper-
ation, a WDT T im e-out gen erates a device Reset. If th e
device is in Sleep mode, a WDT Time-out causes the
device to wake-up and continue with normal operation.
The WDT can be permanently disabled by program-
ming the Configuration bit, WDTE, as clear
(Section 12.1 “Configuration Bits).
12.6.1 WDT PERIOD
The WDT ha s a nomin al time -out perio d of 18 ms (wi th
no prescaler). The time-out periods vary with
temperature, VDD and process variations from part to
part (see Table 15-4, Parameter 31). If longer time-out
periods are desired, a prescaler with a division ratio of
up to 1:128 can be assigned to the WDT under
software control by writing to the OPTION register.
Thus, time-out periods up to 2.3 seconds can be
realized.
The CLRWDT and SLEEP instructions clear the WDT
and the presc al er, if assigned to the WD T, and prevent
it from timing out and generating a device Reset.
The TO bit in the STA TUS register will be cleared upon
a Watchdog Timer Time-out.
12.6.2 WDT PROGRAMMING
CONSIDERATIONS
It should also be taken in account that under worst-
case con d iti on s (i .e ., VDD = Min., Temperature = Max.,
Max. WDT prescaler) it may take several seconds
before a WDT Time-out occurs.
FIGURE 12-2: WATCHDOG TIMER BLOCK DIAGRAM
TABLE 12-7: WDT STATUS
Conditions WDT
WDTE = 0
ClearedCLRWDT Command
Exit Sleep + System Clock = EXTRC, INTRC, EC
Exit Sleep + System Clock = XT, HS, LP Cleared until the end of OST
T0CKI
T0SE
pin
CLKOUT
TMR0
Watchdog
Timer
WDT
Time-Out
PS<2:0>
WDTE
Data Bus
Set Flag bit T0IF
on Overflow
T0CS
Note 1: T0SE, T0CS, PSA, PS<2:0> are bits in the OPTION register.
0
1
0
1
0
1
SYNC 2
Cycles
8
8
8-bit
Prescaler
0
1
(= FOSC/4)
PSA
PSA
PSA
3
© 2009 Microchip Technology Inc. DS41288F-page 123
PIC16F610/616/16HV610/616
TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on
POR, BOR
Value on
all other
Resets
OPTION_REG RAPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111
CONFIG(1) IOSCFS CP MCLRE PWRTE WDTE FOSC2 FOSC1 FOSC0
Legend: Shaded cells are not used by the Watchdog T imer.
Note 1: See Register 12-1 for operation of all Configuration Word register bits.
PIC16F610/616/16HV610/616
DS41288F-page 124 © 2009 Microchip Technology Inc.
12.7 Power-Down Mode (Sleep)
The Power-Down mode is entered by executing a
SLEEP instruction.
If the Watchdog Timer is enabled:
WDT will be cleared but keeps running.
•PD
bit in the STATUS register is cleared.
•TO
bit is set.
Oscillator driver is turned off.
I/O ports maintain the status they had before SLEEP
was executed (driving high, low or high-impedance).
For lowest current consumption in this mode, all I/O pins
should be either at VDD or VSS, with no external circuitry
drawing current from the I/O pin and the comparators
and CVREF should be disabled. I/O pins that are high-
impedance inputs should be pulled high or low externally
to avoid switching currents caused by floating inputs.
The T0CKI input should also be at VDD or VSS for lowest
current cons umption. The contribution from on-chip pull-
ups on PORTA should be considered.
The MCLR pin must be at a logic high level.
12.7.1 WAKE-UP FROM SLEEP
The devi ce can wa ke-up from Sleep through on e of the
following events:
1. External Reset input on MCLR pin.
2. Watchdog Timer wake-up (if WDT was
enabled).
3. Interrupt from RA2/INT p in, POR TA change or a
peripheral interrupt.
The firs t event wi ll ca use a de vice Res et. The two latter
events are considered a continuation of program
execution. The TO and PD bits in the STATUS register
can be used to determine the cause of device Reset.
The PD bit , whi ch i s set on pow er-u p, is clea red w hen
Sleep is invoked. TO bit is cleared if WDT wake-up
occurred.
The follo wing periph eral interrupt s can wake the device
from Sleep:
1. Timer1 interrupt. Timer1 must be operating as
an asynchronous counter.
2. ECCP Capture mode interrupt.
3. A/D conversion (when A/D clock source is RC).
4. Comparator output changes state.
5. Interrupt-on-change.
6. External Interrupt from INT pin.
Other peripherals cannot generate interrupts since
during Sleep, no on-chip clocks are present.
When the SLEEP instruction is being executed, the next
instruction (PC + 1) is prefetched. For the device to
wake-up thro ugh an interrupt eve nt, the co rres pon din g
interrupt enable bit must be set (enabled). Wake-up is
regardless of the state of the GIE bit. If the GIE bit is
clear (disabled), the device continues execution at the
ins tructi on after t he SLEEP instruction. If the GIE bit is
set (enabled) , th e device e x ecutes t he instructi on after
the SLEEP instruction, then branches to the interrupt
address (0004h). In cases where the execution of the
instruction following SLEEP is not desirable, the user
should hav e a NOP after the SLEEP instruct ion.
The WDT is cleared when the device wakes up from
Sleep, regardless of the source of wake-up.
12.7.2 WAKE-UP USING INTERRUPTS
When global interrupts are disabled (GIE cleared) and
any interrupt source has both its interrupt enable bit
and inte rrupt fla g bit s et, one of the fo llow ing wil l occu r:
If the interrupt occurs before the execution of a
SLEEP instruction, the SLEEP instruction will
comple te as a NOP. Therefore, th e WDT and WDT
prescaler and postscaler (if enabled) will not be
cleared, the TO bit will not be set and the PD bit
will not be cleared.
If the interrupt occurs during or after the
execution of a SLEEP instruc tio n, the dev ic e wi ll
Immediately wake-up from Sleep. The SLEEP
instruction is executed. Therefore, the WDT and
WDT prescal er and pos t s ca ler (if ena bl ed) w ill be
cleared, the TO bit will be set and the PD bit will
be cleared.
Even if the flag bits were checked before executing a
SLEEP instruction, it may be possible for flag bits to
become set before the SLEEP instruction completes.
To determine whether a SLEEP instruction executed,
test the PD bit. If the PD bit is s et, the SLEEP instruction
was executed as a NOP.
To ensure that the WDT is cleared, a CLRWDT ins truction
should be executed before a SLEEP instruction. See
Figure 12-9 for more details.
Note: It should be noted that a Reset generated
by a WDT time-out does not drive MCLR
pin low.
Note: If the g lobal interrup ts a re di sable d (GIE is
cleared) and any interrupt source has both
it s interrupt enabl e bit and the corres pond-
ing interrupt flag bits set, the device will
immediately wake-up from Sleep.
© 2009 Microchip Technology Inc. DS41288F-page 125
PIC16F610/616/16HV610/616
FIGURE 12-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT
12.8 Code Protectio n
If the code protection bit(s) have not been
programmed, the on-chip program memory can be
read out using ICSP for verifi cation purposes.
12.9 ID Locations
Four memory locations (2000h-2003h) are designated
as ID locations where the user can store checksum or
other code identification numbers. These locations are
not accessible during normal execution but are
readable and writable during Program/Verify mode.
Only the Least Significant 7 bits of the ID locations are
used.
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
CLKOUT(4)
INT pin
INTF flag
(INTCON reg.)
GIE bit
(INTCON reg.)
Instruction Flow
PC
Instruction
Fetched
Instruction
Executed
PC PC + 1 PC + 2
Inst(PC) = Sleep
Inst(PC – 1)
Inst(PC + 1)
Sleep
Processor in
Sleep
Interrupt Latency(3)
Inst(PC + 2)
Inst(PC + 1)
Inst(0004h) Inst(0005h)
Inst(0004h)
Dummy Cycle
PC + 2 0004h 0 005h
Dummy Cycle
TOST(2)
PC + 2
Note 1: XT, HS or LP Oscilla tor mode assume d.
2: TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC, INTOSC and RC Oscillator modes.
3: GIE = ‘1’ assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = ‘0’, execution will continue in-line.
4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.
Note: The entire Flash program memory will be
erased when the code protection is turned
off. See the Memory Programming
Specification (DS41284) for more
information.
PIC16F610/616/16HV610/616
DS41288F-page 126 © 2009 Microchip Technology Inc.
12.10 In-Circuit Serial Programming™
The PIC16F610/616/16HV610/616 microcontrollers
can be serially programmed while in the end
application circuit. This is simply done with five
connections for:
•clock
•data
power
ground
programming voltage
This allows customers to manufacture boards with
unprogrammed devices and then program the
microcontroller just before shipping the product. This
also allows the most recent firmware or a custom
firmware to be programmed.
The device is placed into a Program/Verify mode by
holding the RA0 and RA1 pins low, while raising the
MCLR (VPP) pin from VIL to VIHH. See the Memory
Programming Specification (DS41284) for more
information. RA0 becomes the programming data and
RA1 becomes the programming clock. Both RA0 and
RA1 are Schmitt Trigger inputs in Program/Verify
mode.
A typical In-Circuit Serial Programming connection is
shown in Figure 12-10.
FIGURE 12-10: TYPICAL IN-CIRCUIT
SERIAL
PROGRAMMING™
CONNECTION
12.11 In-Circui t Debugger
Since in-circuit debugging requires access to three pins,
MPLAB® ICD 2 development with an 14-pin device is
not practical. A special 28-pin PIC16F610/616/
16HV610/616 ICD device is used with MPLAB ICD 2 to
provide separ ate cloc k, data and MCLR pi ns an d fre es
all normally available pins to the user .
A special debugging adapter allows the ICD device to
be used in place of a PIC16F610/616/16HV610/616
device . The debugging a dapter is the onl y source of the
ICD devi ce.
When the ICD pin on the PIC16F610/616/16HV610/
616 ICD device is held low, the In-Circuit Debugger
functionality is enabled. This function allows simple
debugging functions when used with MPLAB ICD 2.
When the microcontroller has this feature enabled,
some of the resources are not available for general
use. Table 12-9 shows which features are consumed
by the background debugger.
TABLE 12-9: DEBUGGER RESOURCES
For more information, see “MPLAB® ICD 2 In-Circuit
Debugger User’s Guide” (DS51331), available on
Micro chip’s we b site (www.microchip.c om).
External
Connector
Signals
To Normal
Connections
To Normal
Connections
PIC12F615/12HV615
VDD
VSS
MCLR/VPP/GP3/RA3
GP1
GP0
+5V
0V
VPP
CLK
Data I/O
* * *
*
* Isolation devices (as required)
PIC12F609/12HV609
Note: To erase the device VDD must be above
the Bulk Erase VDD minimum given in the
Memory Programming Specification
(DS41284)
Resource Description
I/O pins ICDCLK, ICDDATA
Stack 1 level
Program Memory Add ress 0h must be NOP
700h-7FFh
© 2009 Microchip Technology Inc. DS41288F-page 127
PIC16F610/616/16HV610/616
FIGURE 12-11: 28 PIN ICD PINOUT
28-Pin PDIP
In-Circuit Debug Device
VDD
CS0
CS1
CS2
RA5
RA4
GND
RA0
RA1
SHUNTEN
RC3 NC
RA2
RC0
RA3
RC5
RC4
RC1
RC2
NC
1
2
3
4
5
6
7
8
9
10
28
27
26
25
24
23
22
21
20
19
ICDDATA ICD
NC
ICDCLK
ICDMCLR
NC
NC
NC
11
12
13
14
18
17
16
15
PIC16F616-ICD
PIC16F610/616/16HV610/616
DS41288F-page 128 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 129
PIC16F610/616/16HV610/616
13.0 INSTRUCTION SET SUMMARY
The PIC16F610/616/16HV610/616 instruction set is
highly orthogonal and is comprised of three basic
categories:
Byte-oriented operations
Bit-oriented operations
Literal and cont rol operations
Each PIC16 instruction is a 14-bit word divided into an
opcode, which specifies the instruction type and one or
more operands, which further specify the operation of
the instruction. The formats for each of the categories
is presented in Figure 13-1, while the various opcode
fields are sum m ariz ed in Table 13-1.
Table 13-2 lists the instructions recognized by the
MPASMTM assembler.
For byte-oriented instructions, ‘f’ represents a file
register designator and ‘d’ represents a destination
designator. The file register designator specifies which
file register is to be used by the instruction.
The desti nation designator specifies where the result of
the operation is to be placed. If ‘d’ is zero, the result is
placed in the W regis ter . If ‘d’ is one, the res ult is place d
in the file register specified in the instruction.
For bit-oriented instructions, ‘b’ represents a bit field
designator, which selects the bit affected by the
operation, while ‘f’ represents the address of the file in
which the bit is located.
For literal and control operations, ‘k’ represents an
8-bit or 11-bit constant, or literal value.
One instr uction cycle co nsists of four os cillator periods ;
for an oscillator frequency o f 4 MHz, t his gives a normal
instruction execution time of 1 μs. All instructions are
executed within a single instruction cycle, unless a
conditional test is true, or the program counter is
change d as a result of an instruction. When this occurs,
the execution takes two instruction cycles, with the
second cycle executed as a NOP.
All instruction examples use the format0xhh’ to
represent a hexadecimal number, where ‘h’ signifies a
hexadecimal digit.
13.1 Read-Modify-Write Operations
Any instruction that specifies a file register as part of
the instruction performs a Read-Modify-Write (RMW)
operation. The register is read, the data is modified,
and the result is stored according to either the instruc-
tion or the destination designator ‘d’. A read operation
is performed on a register even if the instruction writes
to that register.
For example, a CLRF PORTA instruction will read
PORTA, clear all the data bits, then write the result
back to PORTA. This example would have the unin-
tended consequence of clearing the condition that set
the RAIF flag.
TABLE 13-1: OPCODE FIELD
DESCRIPTIONS
FIGURE 13-1: GENERAL FORMAT FOR
INSTRUCTIONS
Field Description
fRegister file address (0x00 to 0x7F)
WWorking register (accumulator)
bBit address within an 8-bit file register
kLiteral fie ld, constant data or label
xDon’t care location (= 0 or 1).
The assembler will generate code with x = 0.
It is the recommended form of use for
compatibility with all Microchip software tools.
dDestination select; d = 0: store result i n W,
d = 1: store result in file register f.
Default is d = 1.
PC Program Counter
TO Time-out bit
CCarry bit
DC Digit carry bit
ZZero bit
PD Power-down bit
Byte-oriented file registe r operations
13 8 7 6 0
d = 0 for destination W
OPCODE d f (FILE #)
d = 1 for destination f
f = 7-bit file register address
Bit-oriente d file register operations
13 10 9 7 6 0
OPCODE b (BIT #) f (FILE #)
b = 3-bit address
f = 7-bit file register address
Literal and control operations
13 8 7 0
OPCODE k (li te r a l )
k = 8-bit immediate value
13 11 10 0
OPCODE k (literal )
k = 11-bit immediate value
General
CALL and GOTO instructions only
PIC16F610/616/16HV610/616
DS41288F-page 130 © 2009 Microchip Technology Inc.
TABLE 13-2: PIC16F610/616/16HV610/616 INSTRUCTION SET
Mnemonic,
Operands Description Cycles 14-Bit Opcod e Status
Affected Notes
MSb LSb
BYTE-ORIENTED FILE REGISTER OPERATIONS
ADDWF
ANDWF
CLRF
CLRW
COMF
DECF
DECFSZ
INCF
INCFSZ
IORWF
MOVF
MOVWF
NOP
RLF
RRF
SUBWF
SWAPF
XORWF
f, d
f, d
f
f, d
f, d
f, d
f, d
f, d
f, d
f, d
f
f, d
f, d
f, d
f, d
f, d
Add W and f
AND W with f
Clear f
Clear W
Complement f
Decrement f
Decrement f, Skip if 0
Increment f
Increment f, Skip if 0
Inclusive OR W with f
Move f
Move W to f
No Operation
Rotate Left f through Carry
Rotate Right f through Carry
Subtract W from f
Swap nibbles in f
Exclusive OR W with f
1
1
1
1
1
1
1(2)
1
1(2)
1
1
1
1
1
1
1
1
1
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
0111
0101
0001
0001
1001
0011
1011
1010
1111
0100
1000
0000
0000
1101
1100
0010
1110
0110
dfff
dfff
lfff
0xxx
dfff
dfff
dfff
dfff
dfff
dfff
dfff
lfff
0xx0
dfff
dfff
dfff
dfff
dfff
ffff
ffff
ffff
xxxx
ffff
ffff
ffff
ffff
ffff
ffff
ffff
ffff
0000
ffff
ffff
ffff
ffff
ffff
C, DC, Z
Z
Z
Z
Z
Z
Z
Z
Z
C
C
C, DC, Z
Z
1, 2
1, 2
2
1, 2
1, 2
1, 2, 3
1, 2
1, 2, 3
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
BIT-ORIENTED FILE REGISTER OPERATIONS
BCF
BSF
BTFSC
BTFSS
f, b
f, b
f, b
f, b
Bit Clear f
Bit Set f
Bit Test f, Skip if Clear
Bit Test f, Skip if Set
1
1
1 (2)
1 (2)
01
01
01
01
00bb
01bb
10bb
11bb
bfff
bfff
bfff
bfff
ffff
ffff
ffff
ffff
1, 2
1, 2
3
3
LITERAL AND CONTROL OPERATIONS
ADDLW
ANDLW
CALL
CLRWDT
GOTO
IORLW
MOVLW
RETFIE
RETLW
RETURN
SLEEP
SUBLW
XORLW
k
k
k
k
k
k
k
k
k
Add literal and W
AND literal with W
Call Subroutine
Clear Watchdog Timer
Go to address
Inclusive OR literal with W
Move litera l to W
Return from interrupt
Return with literal in W
Return from Subroutine
Go into Standby mode
Subtract W from literal
Exclusive OR literal with W
1
1
2
1
2
1
1
2
2
2
1
1
1
11
11
10
00
10
11
11
00
11
00
00
11
11
111x
1001
0kkk
0000
1kkk
1000
00xx
0000
01xx
0000
0000
110x
1010
kkkk
kkkk
kkkk
0110
kkkk
kkkk
kkkk
0000
kkkk
0000
0110
kkkk
kkkk
kkkk
kkkk
kkkk
0100
kkkk
kkkk
kkkk
1001
kkkk
1000
0011
kkkk
kkkk
C, DC, Z
Z
TO, PD
Z
TO, PD
C, DC, Z
Z
Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that v alue present
on the pins themselves. For example, if the data latch is ‘1’ for a pin configured as input and is driven low by an external
device, the data will be written back with a ‘0’.
2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if
assigned to the Timer0 module.
3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second
cycle is executed as a NOP.
© 2009 Microchip Technology Inc. DS41288F-page 131
PIC16F610/616/16HV610/616
13.2 Instr uction Descriptions
ADDLW Add literal and W
Syntax: [ label ] ADDLW k
Operands: 0 k 255
Operation: (W) + k (W)
Status Affected: C, DC, Z
Description: The contents of the W register
are added to the eight-bit literal ‘k’
and the result is placed in the
W register.
ADDWF Add W and f
Syntax: [ label ] ADDWF f,d
Operands: 0 f 127
d ∈ [0,1]
Operation: (W) + (f) (destination)
Status Affected: C, DC, Z
Desc ription: Add the cont ents of the W re gister
with register ‘f’. If ‘d’ is ‘0’, the
result is stored in the W registe r . I f
‘d’ is ‘1’, the result is stored back
in register ‘f’.
ANDLW AND literal with W
Syntax: [ label ] ANDLW k
Operands: 0 k 255
Operation: (W) .AND. (k) (W)
Status Affected: Z
Description: The contents of W register are
AND’ed with the eight-bit literal
‘k’. The r esult is placed in the W
register.
ANDWF AND W with f
Syntax: [ label ] ANDWF f,d
Operands: 0 f 127
d ∈ [0,1]
Operation: (W) .AND. (f) (destination)
Status Affected: Z
Description: AND the W register with register
‘f’. If ‘d’ is ‘0’, the result is stored in
the W register. If ‘d’ is 1’, the
result is sto r ed bac k in regi ste r ‘f’.
BCF Bit Clear f
Syntax: [ label ] BCF f,b
Operands: 0 f 127
0 b 7
Operation: 0 (f<b>)
St at us Af fe cte d: None
Description: Bit ‘b’ in register ‘f’ is cleared.
BSF Bit Set f
Syntax: [ label ] BSF f,b
Operands: 0 f 127
0 b 7
Operation: 1 (f<b>)
St at us Af fe cte d: None
Description: Bit ‘b’ in register ‘f’ is set.
BTFSC Bit Test f, Skip if Clear
Syntax: [ label ] BTFSC f,b
Operands: 0 f 127
0 b 7
Operation: skip if (f<b>) = 0
St at us Af fe cte d: None
Descr iption: If bit ‘b’ in register ‘f’ is ‘1 , the next
instruction is executed.
If bit ‘b’ in reg ister ‘f’ is ‘0’, t he ne xt
instruction is discarded, and a NOP
is exec uted ins tea d, m ak ing thi s a
two-cycle instruction.
PIC16F610/616/16HV610/616
DS41288F-page 132 © 2009 Microchip Technology Inc.
BTFSS Bit Test f, Skip if Set
Syntax: [ label ] BTFSS f,b
Operands: 0 f 127
0 b < 7
Operation: skip if (f<b>) = 1
Status Affected: None
Desc ription: If bit ‘b’ in regi ster ‘f’ is ‘0’, th e next
instructi on is exec uted .
If bit ‘b’ is ‘1’, then the next
instructi on is dis ca rded an d a NOP
is exec ute d i nst ead, making thi s a
two -cycle instruc tion.
CALL Call Subroutine
Syntax: [ label ] CALL k
Operands: 0 k 2047
Operation: (PC)+ 1 TOS,
k PC<10:0>,
(PCLATH<4:3>) PC<12:11>
Status Affected: None
Description: Call Subroutine. First, return
address (PC + 1) is pushed onto
the stack. The eleven-bit
immediate address is loaded into
PC bits <10:0>. The upper bits of
the PC are loa ded from PCLATH.
CALL is a two-cycle instruction.
CLRF Clear f
Syntax: [ label ] CLRF f
Operands: 0 f 127
Operation: 00h (f)
1 Z
Status Affected: Z
Desc ript ion : The content s of regi ste r ‘f’ are
cleared and the Z bit is set.
CLRW Clear W
Syntax: [ label ] CLRW
Operands: None
Operation: 00h (W)
1 Z
Status Affected: Z
Description: W register is cleared. Zero bit (Z)
is set.
CLRWDT Clear Watchdog Timer
Syntax: [ label ] CLRWDT
Operands: None
Operation: 00h WDT
0 WDT prescaler,
1 TO
1 PD
St at us Af fe cte d: TO, PD
Description: CLRWDT instruction resets the
W atchdog T imer . It also resets the
prescaler of the WDT.
Status bits TO and PD are set.
COMF Complement f
Syntax: [ label ] COMF f,d
Operands: 0 f 127
d [0,1]
Operation: (f) (destination)
St at us Af fe cte d: Z
Description: The contents of register ‘f’ are
complemented. If ‘d’ is ‘0’, the
result is stored in W. If ‘d’ is ‘1’,
the result is stored back in
register ‘f’.
DECF Decrement f
Syntax: [ label ] DECF f,d
Operands: 0 f 127
d [0,1]
Operation: (f) - 1 (destination)
St at us Af fe cte d: Z
Description: Decrement register ‘f’. If ‘d’ is ‘0’,
the result is stored in the W
register. If ‘d’ is 1’, the result is
stored back in register ‘f’.
© 2009 Microchip Technology Inc. DS41288F-page 133
PIC16F610/616/16HV610/616
DECFSZ Decrement f, Skip if 0
Syntax: [ label ] DECFSZ f,d
Operands: 0 f 127
d [0,1]
Operation: (f) - 1 (destination);
skip if result = 0
Status Affected: None
Description: The contents of register ‘f’ are
decrem ented. If ‘d’ is ‘0’, th e result
is placed in the W register. If ‘d’ is
1’, the result is placed back in
register ‘f’.
If the result is ‘1’, the next
instruction is executed. If the
resu lt is ‘0’, then a NOP is
executed instead, making it a
two-cycle instruction.
GOTO Unconditional Branch
Syntax: [ label ] GOTO k
Operands: 0 k 2047
Operation: k PC<10:0>
PCLATH<4:3> PC<12:11>
Status Affected: None
Description: GOTO is an unconditional branch.
The e le ven -bi t im me dia t e v al ue i s
loaded into PC bits <10:0>. The
upper bits of PC are loaded from
PCLATH<4:3>. GOTO is a
two-cycle instruction.
INCF Increment f
Syntax: [ label ] INCF f,d
Operands: 0 f 127
d [0,1]
Operation: (f) + 1 (destination)
Status Affected: Z
Description: The contents of register ‘f’ are
incremen ted. If ‘ d’ is 0’, th e result
is placed in the W register. If ‘d’ is
1’, the result is placed back in
register ‘f’.
INCFSZ Increment f, Skip if 0
Syntax: [ label ] INCFSZ f,d
Operands: 0 f 127
d [0,1]
Operation: (f) + 1 (destination),
skip if result = 0
St at us Af fe cte d: None
Description: The contents of register ‘f’ are
incremented. If ‘d’ is ‘0’, the result
is placed in the W register. If ‘d’ is
1’, the result is placed back in
register ‘f’.
If the result is ‘1’, the next
instruction is executed. If the
result is0’, a NOP is executed
instead, making it a two-cycle
instruction.
IORLW Inclusive OR literal with W
Syntax: [ label ] IORLW k
Operands: 0 k 255
Operation: (W) .OR. k (W)
St at us Af fe cte d: Z
Descr iption: The c ontents of the W regis ter are
OR’ed with the eight-bit literal ‘k’.
The result is placed in the
W registe r.
IORWF Inclusive OR W with f
Syntax: [ label ] IORWF f,d
Operands: 0 f 127
d [0,1]
Operation: (W) .OR. (f) (destination)
St at us Af fe cte d: Z
Description: Inclusive OR the W register with
register ‘f’. If ‘d’ is 0’, the result is
placed in the W register. If ‘d’ is
1’, the result is placed back in
register ‘f’.
PIC16F610/616/16HV610/616
DS41288F-page 134 © 2009 Microchip Technology Inc.
MOVF Move f
Syntax: [ label ] MOVF f,d
Operands: 0 f 127
d [0,1]
Operation: (f) (dest)
Status Affected: Z
Desc ript ion : The content s of regi ste r ‘f’ is
moved to a destination dependent
upon the status of ‘d’. If d = 0,
destination is W register. If d = 1,
the destination is file register ‘f’
itself. d = 1 is useful to test a file
register since status flag Z is
affected.
Words: 1
Cycles: 1
Example: MOVF FSR, 0
After Instruction
W= value in FSR
register
Z= 1
MOVLW Move literal to W
Syntax: [ label ] MOVLW k
Operands: 0 k 255
Operation: k (W)
Status Affected: None
Desc ription: The eight-bit l iteral ‘k’ i s loaded i nto
W register. The “don’t cares” will
assemble as 0’s.
Words: 1
Cycles: 1
Example: MOVLW 0x5A
After Instruction
W= 0x5A
MOVWF Move W to f
Syntax: [ label ] MOVWF f
Operands: 0 f 127
Operation: (W) (f)
St at us Af fe cte d: None
Description: Move data from W register to
register ‘f’.
Words: 1
Cycles: 1
Example: MOVW
FOPTION
Before Instruction
OPTION= 0xFF
W = 0x4F
After Instruction
OPTION= 0x4F
W = 0x4F
NOP No Operation
Syntax: [ label ] NOP
Operands: None
Operation: No operation
St at us Af fe cte d: None
Description: No operation.
Words: 1
Cycles: 1
Example: NOP
© 2009 Microchip Technology Inc. DS41288F-page 135
PIC16F610/616/16HV610/616
RETFIE Return from Interrupt
Syntax: [ label ] RETFIE
Operands: None
Operation: TOS PC,
1 GIE
Status Affected: None
Description: Return from Interrupt. Stack is
POPed an d Top-of-S tack (T OS) is
loaded in the PC. Interrupts are
enabled by setting Global
Interrupt Enable bit, GIE
(INTCON<7>). This is a two-cycle
instruction.
Words: 1
Cycles: 2
Example: RETFIE
After Interrupt
PC = TOS
GIE = 1
RETLW Return with literal in W
Syntax: [ label ] RETLW k
Operands: 0 k 255
Operation: k (W);
TOS PC
St at us Af fe cte d: None
Description: The W register is loaded with the
eight-bit literal ‘k’. The program
counter is loaded from the top of
the stack (the return address).
This is a two-cycle instruction.
Words: 1
Cycles: 2
Example:
TABLE
DONE
CALL TABLE;W contains
;table offset
;value
GOTO DONE
ADDWF PC ;W = offset
RETLW k1 ;Begin table
RETLW k2 ;
RETLW kn ;End of table
Before Instruction
W = 0x07
After Instruction
W = value of k8
RETURN Return from Subroutine
Syntax: [ label ] RETURN
Operands: None
Operation: TOS PC
St at us Af fe cte d: None
Description: Return from subroutine. The stack
is POPed an d t he top of th e s tack
(TOS) is loaded into the program
counter. This is a two-cycle
instruction.
PIC16F610/616/16HV610/616
DS41288F-page 136 © 2009 Microchip Technology Inc.
RLF Rotate Left f through Carry
Syntax: [ label ] RLF f,d
Operands: 0 f 127
d [0,1]
Operation: See description below
Status Affected: C
Description: The contents of register ‘f’ are
rotated one bit to the left through
the Carry flag. If ‘d’ is ‘0’, the
result is placed in the W register.
If ‘d’ is1’, the result is stored
back in register ‘f’.
Words: 1
Cycles: 1
Example: RLF REG1,0
Before Instruction
REG1 = 1110 0110
C=0
After Instruction
REG1 = 1110 0110
W = 1100 1100
C=1
RRF Rotate Right f through Carry
Syntax: [ label ] RRF f,d
Operands: 0 f 127
d [0,1]
Operation: See description below
Status Affected: C
Desc ript ion : The content s of regis te r ‘f’ are
rotat ed one bit to the r ight throug h
the Carry flag. If ‘d’ is ‘0’, the
result is placed in the W register.
If ‘d’ is ‘1’, the result is placed
back in register f’.
Register fC
Register fC
SLEEP Enter Sleep mode
Syntax: [ label ] SLEEP
Operands: None
Operation: 00h WDT,
0 WDT prescaler,
1 TO,
0 PD
St at us Af fe cte d: TO, PD
Descripti on: The power-down S tatus bit, PD is
cleared. Time-out Status bit, TO
is set. Watchdog Timer an d its
prescaler are cleared.
The processor is put into Sleep
mode with th e oscillat or stopped.
SUBLW Subtract W from literal
Syntax: [ label ] SUBLW k
Operands: 0 k 255
Operation: k - (W) → (W)
Status Affected: C, DC, Z
Description: The W register is subtracted (2’s
complement method) from the
eight-bit literal ‘k’. The result is
placed in the W register.
Result Condition
C = 0W > k
C = 1W k
DC = 0W<3:0> > k<3:0>
DC = 1W<3:0> k<3:0>
© 2009 Microchip Technology Inc. DS41288F-page 137
PIC16F610/616/16HV610/616
SUBWF Subtract W from f
Syntax: [ label ] SUBWF f,d
Operands: 0 f 127
d [0,1]
Operation: (f) - (W) → (destination)
Status Affected: C, DC, Z
Description: Subtract (2’s complement method)
W register from register ‘f’. If ‘d’ is
0’, the result is stored in the W
register. If ‘d’ is ‘1’, the result is
stored back in register ‘f’.
SWAPF Swap Nibbles in f
Syntax: [ label ] SWAPF f,d
Operands: 0 f 127
d [0,1]
Operation: (f<3:0>) (destination<7:4>),
(f<7:4>) (destination<3:0>)
Status Affected: None
Description: The upper and lower nibbles of
register ‘f’ are exchanged. If ‘d’ is
0’, the result is placed in the W
register. If ‘d’ is 1’, the result is
placed in register ‘f’.
XORLW Exclusive OR literal with W
Syntax: [ label ] XORLW k
Operands: 0 k 255
Operation: (W) .XOR. k → (W)
Status Affected: Z
Description: The contents of the W register
are XOR’ed with the eight-b it
literal ‘k’. The result is placed in
the W register.
XORWF Exclusive OR W with f
Syntax: [ label ] XORWF f,d
Operands: 0 f 127
d [0,1]
Operation: (W) .XOR. (F.) → (destination)
St at us Af fe cte d: Z
Description: Exclusive OR the contents of the
W register with register ‘f’. If ‘d’ is
0’, the result is stored in the W
register. If ‘d’ is 1’, the result is
stored back in register ‘f’.
PIC16F610/616/16HV610/616
DS41288F-page 138 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 139
PIC16F610/616/16HV610/616
14.0 DEVELOPMENT SUPPORT
The PIC® microcontrollers and dsPIC® digital signal
controllers are supported with a full range of software
and hardware development tools:
Integrated Development Environment
- MPLAB® IDE Software
Compilers/Assemblers/Linkers
- MPLAB C Compiler for Various Device
Families
- HI-TECH C for Various Device Families
- MPASMTM Assembler
-MPLINK
TM Object Linker/
MPLIBTM Object Librarian
- MPLAB Assembler/Linker/Librarian for
Various Device Families
Simulators
- MPLAB SIM Software Simulator
•Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
In-Circuit Debuggers
- MPLAB ICD 3
- PICkit™ 3 Debug Express
Device Programmers
- PICkit™ 2 Programmer
- MPLAB PM3 Device Programmer
Low-Cost Demonstration/Deve lopment Boards,
Evaluation Kits, and Starter Kits
14.1 MPLAB Integrated Development
Environment Software
The MPLAB IDE software brings an ease of software
development previously unseen in the 8/16/32-bit
microcontroller market. The MPLAB IDE is a Windows®
operating system-based application that contains:
A single graphical interface to all debugging tools
- Simulator
- Programmer (sold separately)
- In-Circuit Emulator (sold separately)
- I n-Ci rcuit Debugger (sold separately)
A full-featured editor with color-coded context
A multiple project manager
Customizable data windows with direct edit of
contents
High-level source code debugging
Mouse over variable inspection
Drag and drop variables from source to watch
windows
Extensive on-l ine help
Integrat ion of select thir d party tool s, such as
IAR C Compilers
The MPLAB IDE allows you to:
Edit your source fil es (either C or assembly)
One-touch com pile or assembl e, and d ownload to
emulator and simulator tools (automatically
updates all project information)
Debug using:
- Source files (C or assembl y)
- Mixed C and assembly
- Machine code
MPLAB IDE supports multiple debugging tools in a
single development paradigm, from the cost-effective
simulators, through low-cost in-circuit debuggers, to
full-featured emulators. This eliminates the learning
curve when upgrading to tools with increased flexibility
and power.
PIC16F610/616/16HV610/616
DS41288F-page 140 © 2009 Microchip Technology Inc.
14.2 MPLAB C Compilers for Var ious
Device Families
The MPLAB C Compiler code development systems
are complete ANSI C compilers for Microchip’s PIC18,
PIC24 and PIC32 families of microcontrollers and the
dsPIC30 and dsPIC33 families of digital signal control-
lers. These compilers provide powerful integration
capabilities, superior code optimization and ease of
use.
For easy source level debugging, the compil ers provide
symbol info rmation tha t is optimized to the MPLAB IDE
debugger.
14.3 HI-TECH C for Various Device
Families
The HI-TECH C Compiler code development systems
are complete ANSI C compilers for Microchip’s PIC
family of microcont rollers and the dsPIC family of digital
signal controllers. These compilers provide powerful
integration capabilities, omniscient code generation
and ease of use.
For easy source level debugging, the compil ers provide
symbol info rmation tha t is optimized to the MPLAB IDE
debugger.
The compilers include a macro assembler, linker, pre-
process or , and one-s tep driver , and can run on multipl e
platforms.
14.4 MPASM Assembler
The MPASM Assembler is a full-featured, universal
macro assembler for PIC10/12/16/18 MCUs.
The MPASM Assembler generates relocatable object
files fo r the MPLINK Ob ject Linker , Int el® standa rd HEX
files, MAP files to detail memory usage and symbol
reference, absolute LST files that contain source lines
and generated machine code and COFF files for
debugging.
The MPASM Assembler features include:
Integration into MPLAB IDE projects
User-defined macros to streamline
assembly co de
Conditional assembly for multi-purpose
sour ce fil es
Directives that allow complete control over the
assembly process
14.5 MPLINK Object Linker/
MPLIB Object Librarian
The MPLINK Object Linker combines relocatable
objects created by the MPASM Assembler and the
MPLA B C18 C Compiler. It can link re locatable ob jects
from precompiled libraries, using directives from a
linker script.
The MPLIB O bject Li brarian manage s the cre ation an d
modification of library files of precompiled code. When
a rout in e from a l ibra ry is cal led fro m a so urc e f ile, only
the modules that contain that routine will be linked in
with the application. This allows large libraries to be
used efficiently in many different applications.
The object linker/library features include:
Efficient linking of single libraries instead of many
smaller files
Enhanced code maintainability by grouping
related modules together
Flexible creation of libraries with easy module
listing, re placement, delet ion and extraction
14.6 MPLAB Assembler, Linker and
Librarian for Various Device
Families
MPLAB Assembler produces relocatable machine
code from symbolic assembly language for PIC24,
PIC32 and dsPIC devices. MPLAB C Compiler uses
the asse mbler to pro duce i ts o bje ct file . The ass embl er
generates relocatable object files that can then be
archived or linke d with other relocatable ob ject files and
arch ives to c rea te an e xecu tabl e fil e. N otab le fe atu res
of the assembler include:
Support for the entire device instruction set
Support for fixed-point and floating-point data
Command line interface
Rich directive set
Flexible macro language
MPLAB IDE compatibility
© 2009 Microchip Technology Inc. DS41288F-page 141
PIC16F610/616/16HV610/616
14.7 MPLAB SIM Software Simulator
The MPLAB SIM Software Simulator allows code
development in a PC-hosted environment by simulat-
ing the PIC MCUs and dsPIC® DSCs on an instruction
level. On any given instruction, the data areas can be
examined or modified and stimuli can be applied from
a comprehensive stimulus controller. Registers can be
logged to files for further run-time analysis. The trace
buffer and logic analyzer display extend the power of
the simulator to record and track program execution,
actions on I/O, most periph erals and i nternal regi sters.
The MPLAB SIM Software Simulator fully supports
symbolic debugging using the MPLAB C Compilers,
and the MPASM and MPLAB Assemblers. The soft-
ware simulator offers the flexibility to develop and
debug code outside of the hardware laboratory envi-
ronment, making it an excellent, economical software
developm ent tool .
14.8 MPLAB REAL ICE In-Circuit
Emulator System
MPLAB REAL ICE In-Circuit Emulator System is
Microchip’s next generation high-speed emulator for
Microchip Flash DSC and MCU devices. It debugs and
programs PIC® Flash MCUs and dsPIC® Flash DSCs
with the easy-to-use, powerful graphical user interface of
the MPLAB Integrated D evelopment Environment (IDE),
included with each kit.
The emulator is connected to the design engineer’s PC
using a high-speed USB 2.0 interface and is connected
to the target with either a connector compatible with in-
circuit debugger systems (RJ11) or with the new high-
speed, noise tolerant, Low-Voltage Differential Signal
(LVDS) interconnection (CAT5).
The emulator is field upgrad able through future firmware
downloads in MPLAB IDE. In upcoming releases of
MPLAB IDE, new devices will be supported, and new
features will be added. MPLAB REAL ICE offers signifi-
cant advantages over competitive emulators including
low-cost, full-speed emulation, run-time variable
watches, trace analysis, complex breakpoints, a rugge-
dized probe interface and long (up to three meters) inter-
connection cables.
14.9 MPLAB ICD 3 In-Circuit Debugger
System
MPLAB ICD 3 In-Circuit Debugger System is Micro-
chip's most cost effective high-speed hardware
debugger/programmer for Microchip Flash Digital Sig-
nal Controller (DSC) and microcontroller (MCU)
device s. It debugs and programs PIC® Flash mi crocon-
trollers and dsPIC® DSCs with the powerful, yet easy-
to-use graphical user interface of MPLAB Integrated
Development Environment (IDE).
The MPLAB ICD 3 In-Circuit Debugger probe is con-
nect ed to t he des ign e nginee r's PC using a hig h-spee d
USB 2.0 i nte rfac e a nd is co nnected to the t arget with a
connector compatible with the MPLAB ICD 2 or MPLAB
REAL ICE systems (RJ-11). MPLAB ICD 3 supports al l
MPLAB ICD 2 headers.
14.10 PICkit 3 In-Cir cuit Debugger/
Programmer and
PICkit 3 Debug Express
The MPLAB PICkit 3 allows debugging and program-
ming of PIC® and dsPIC® Flash microcontrollers at a
most af fordable price point using the powerful graphica l
user interface of the MPLAB Integrated Development
Environment (IDE). The MPLAB PICkit 3 is connected
to the design engineer's PC using a full speed USB
interface and can be connected to the target via an
Microchip debug (RJ-11) connector (compatible with
MPLAB ICD 3 and MPLAB REAL ICE). The connector
uses two device I/O pins and the reset line to imple-
ment in-circuit debugging and In-Circuit Serial Pro-
gramming™.
The PICkit 3 Debug Express include the PICkit 3, demo
board and microcontroller , hookup cables and CDROM
with user’s guide, lessons, tutorial, compiler and
MPLAB IDE software.
PIC16F610/616/16HV610/616
DS41288F-page 142 © 2009 Microchip Technology Inc.
14.11 PICkit 2 Development
Programmer/Debugger and
PICkit 2 Debug Express
The P ICkit™ 2 Develo pment Program mer/Debu gger i s
a low-cost development tool with an easy to use inter-
face fo r programmin g and debu gging Micr ochip’s Flash
families of microcontrollers. The full featured
Windows® programming interface supports baseline
(PIC10F, PIC12F5xx, PIC16F5xx), midrange
(PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30,
dsPIC33, and PIC32 famil ies o f 8 -bi t, 1 6-b it, and 32-b it
microcontrollers, and many Microchip Serial EEPROM
produ cts . With Mic rochip ’s power ful MPL AB Integrate d
Development Environment (IDE) the PICkit™ 2
enables in-circuit debugging on most PIC® microcon-
trollers. In-Circuit-Debugging runs, halts and single
steps the program while the PIC microcontroller is
embedded in the application. When halted at a break-
point, the file reg ist ers can be ex amin ed and m odifie d.
The PICkit 2 Debug Express include the PICkit 2, demo
board and microcontroller , hookup cables and CDROM
with user’s guide, lessons, tutorial, compiler and
MPLAB IDE software.
14.12 MPLAB PM3 Device Programmer
The MPLAB PM3 Device Programmer is a universal,
CE compliant device programmer with programmable
voltage verification at VDDMIN and VDDMAX for
maximum reliability. It features a large LCD display
(128 x 64 ) for me nus an d err or messag es an d a modu-
lar, detachable socket assembly to support various
package types. The ICSP™ cable assembly is in cluded
as a standard item. In Stand-Alone mode, the MPLAB
PM3 Devic e Programmer can rea d, verify an d program
PIC devices without a PC connection. It can also set
code protection in this mode. The MPLAB PM3
connects to the host PC via an RS-232 or USB cable.
The MPL AB PM3 has high-spe ed comm unications and
optimized algorithms for quick programming of large
memory devices and inc orporates an MMC card for file
storage and data applications.
14.13 Demonstration/Development
Boards, Evaluation Kits, and
Starter Kits
A wide variety of demonstration, development and
evaluation boards for various PIC MCUs and dsPIC
DSCs allows quick application development on fully func-
tional systems. Most boards includ e prototyping areas for
adding custom circuitry and provide application firmware
and source code for examination and modification.
The board s suppo rt a variety of features, including LEDs,
temperature sensors, switches, speakers, RS-232
interfaces, LCD displays, potentiometers and additional
EEPROM memory .
The demonstration and development boards can be
used in teaching environments, for prototyping custom
circuits and for learning about various microcontroller
applications.
In addition to the PICDEM™ and dsPICDEM™ demon-
stration/development board series of circuits, Microchip
has a line of evaluation kits and demonstration software
for analog filter design, KEELOQ® security ICs, CAN,
IrDA®, PowerSmart battery management, SEEVAL®
evaluation system, Sigma-Delta ADC, flow rate
sensing, plus many more.
Also available are starter kits that contain everything
needed to experience t he specified d evice. This usually
includes a single application and debug capability, all
on one board.
Check the Microchip web page (www.microchip.com)
for the complete list of demonstration, development
and evaluation kits.
© 2009 Microchip Technology Inc. DS41288F-page 143
PIC16F610/616/16HV610/616
15.0 ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings(†)
Ambient temperature under bias..........................................................................................................-40° to +125°C
Storage temperature........................................................................................................................ -65°C to +150°C
Vo lt a ge on VDD with respect to VSS ................................................................................................... -0.3V to +6.5V
Vo lt a ge on MCLR with respect to Vss ............................................................................................... -0.3V to +13.5V
Voltage on all other pins with respect to VSS ........................................................................... -0.3V to (VDD + 0.3V)
Total pow er dissipa tion(1) ...............................................................................................................................800 mW
Maximum curr ent out of VSS pin ...................................................................................................................... 95 mA
Maximum curr ent into VDD pin......................................................................................................................... 95 mA
Input clamp current, IIK (VI < 0 or VI > VDD)...............................................................................................................± 20 mA
Output clamp current, IOK (Vo < 0 or Vo >VDD).........................................................................................................± 20 mA
Maximum output current sunk by any I/O pin....................................................................................................25 mA
Maximum output current sourced by any I/O pin..............................................................................................25 mA
Maximum current sunk by PORTA and PORTC (combined)........................................................................... 90 mA
Maximum current sourced PORTA and PORTC (combined)........................................................................... 90 mA
Note 1: Power diss ipation is ca lcu la ted as follows : PDIS = VDD x {IDD IOH} + {(VDD – VOH) x IOH} + (VOl x
IOL).
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for
extended periods may affect device reliability.
PIC16F610/616/16HV610/616
DS41288F-page 144 © 2009 Microchip Technology Inc.
FIGURE 15-1: PIC16F610/616 VOLTAGE-FREQUENCY GRAPH,
-40°C
TA
+125°C
FIGURE 15-2: PIC16HV61 0/61 6 VOLTAGE-FREQUENCY GRAPH,
-40°C
TA
+125°C
2.0
3.5
2.5
0
3.0
4.0
4.5
5.0
Frequency (MHz)
VDD (V)
Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
82010
5.5
2.0
3.5
2.5
0
3.0
4.0
4.5
5.0
Frequency (MHz)
VDD (V)
Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
82010
© 2009 Microchip Technology Inc. DS41288F-page 145
PIC16F610/616/16HV610/616
FIGURE 15-3: PIC16F610/616 FREQUENCY TOLERANCE GRAPH,
-40°C
TA
+125°C
FIGURE 15-4: PIC16HV610/616 FREQUENCY TOLERANCE GRAPH,
-40°C
TA
+125°C
125
25
2.0
0
60
85
VDD (V)
4.0 5.04.5
Temperature (°C)
2.5 3.0 3.5 5.5
± 1%
± 2%
± 5%
-40
125
25
2.0
0
60
85
VDD (V)
4.0 5.04.5
Temperature (°C)
2.5 3.0 3.5
± 1%
± 2%
± 5%
-40
PIC16F610/616/16HV610/616
DS41288F-page 146 © 2009 Microchip Technology Inc.
15.1 DC Characteristics: PIC16F610/616/16HV610/616-I (Industrial)
PIC16F610/616/16HV610/616-E (Extended)
DC CHARACTERISTICS Standa rd Operating Co nditi ons (unle ss otherw is e stated)
Operating temperature -40°C TA +85°C for industrial
-40°C TA +125°C for extended
Param
No. Sym Characteristic Min Typ† Max Units Conditions
VDD Supply Voltage
D001 PIC16F610/616 2.0 5.5 V FOSC < = 4 MHz
D001 PIC16HV610/616 2.0 (2) V FOSC < = 4 MHz
D001B PIC16F610/616 2.0 5.5 V FOSC < = 8 MHz
D001B PIC16HV610/616 2.0 (2) V FOSC < = 8 MHz
D001C PIC16F610/616 3.0 5.5 V FOSC < = 10 MHz
D001C PIC16HV610/616 3.0 (2) V FOSC < = 10 MHz
D001D PIC16F610/616 4.5 5.5 V FOSC < = 20 MHz
D001D PIC16HV610/616 4.5 (2) V FOSC < = 20 MHz
D002* VDR RAM Data Retention
Voltage(1) 1.5 V Device in Sleep mode
D003 VPOR VDD Start Voltage to
ensure internal Power-on
Reset signal
—V
SS —VSee Section 12.3.1 “Powe r-on Res et
(POR)” for details.
D004* SVDD VDD Rise Rate to ensure
internal Power-on Reset
signal
0.05 V/ms See Section 12.3.1 “Power-on Res et
(POR)” for details.
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
2: User defined. Voltage across the shunt regulator should not exceed 5V.
© 2009 Microchip Technology Inc. DS41288F-page 147
PIC16F610/616/16HV610/616
15.2 DC Characteristics: PIC16F610/616-I (Industrial)
PIC16F610/616-E (Extended)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +85°C for industrial
-40°C TA +125°C for extended
Param
No. Device Char ac teri st ics Min Typ† Max Unit s Conditions
VDD Note
D010 Supply Current (IDD)(1, 2) 13 25 μA2.0FOSC = 32 kHz
LP Oscillator mode
PIC16F610/616 19 29 μA3.0
—3251μA5.0
D011* 135 225 μA2.0F
OSC = 1 MHz
XT Oscillator mode
185 285 μA3.0
300 405 μA5.0
D012 240 360 μA2.0F
OSC = 4 MHz
XT Oscillator mode
360 505 μA3.0
0.66 1.0 mA 5.0
D013* 75 110 μA2.0F
OSC = 1 MHz
EC Osci ll ator mo de
155 255 μA3.0
345 530 μA5.0
D014 185 255 μA2.0F
OSC = 4 MHz
EC Osci ll ator mo de
325 475 μA3.0
0.665 1.0 mA 5.0
D016* 245 340 μA2.0F
OSC = 4 MHz
INTOSC mode
360 485 μA3.0
0.620 0.845 mA 5.0
D017 395 550 μA2.0F
OSC = 8 MHz
INTOSC mode
0.620 0.850 mA 3.0
1.2 1.6 mA 5.0
D018 175 235 μA2.0F
OSC = 4 MHz
EXTRC mode(3)
285 390 μA3.0
530 750 μA5.0
D019 2.2 3.1 mA 4.5 FOSC = 20 MHz
HS Osci llator mode
2.8 3.35 mA 5.0
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: The test co nditio ns fo r all IDD measurement s in activ e operati on mode are: OSC1 = exte rnal squ are wave,
from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabl ed.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O
pin loading an d switchi ng rat e, oscillator type, intern al code execut ion pattern and temperature, al so have
an impact on the current consumption.
3: For RC oscil lator config uration s, c urrent t hrough REXT is not i nclud ed. The curre nt thro ugh th e r esist or can
be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
PIC16F610/616/16HV610/616
DS41288F-page 148 © 2009 Microchip Technology Inc.
15.3 DC Characteristics: PIC16HV610/616-I (Industrial)
PIC16HV610/616-E (Extended)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +85°C for industrial
-40°C TA +125°C for extended
Param
No. Device Char ac teri st ics Min Typ† Max Unit s Conditions
VDD Note
D010 Supply Current (IDD)(1, 2) 160 230 μA2.0FOSC = 32 kHz
LP Oscillator mode
PIC16HV610/616 240 310 μA3.0
—280400μA4.5
D011* 270 380 μA2.0F
OSC = 1 MHz
XT Oscillator mode
—400560μA3.0
—520780μA4.5
D012 380 540 μA2.0F
OSC = 4 MHz
XT Oscillator mode
—575810μA3.0
0.875 1.3 mA 4.5
D013* 215 310 μA2.0F
OSC = 1 MHz
EC Osci ll ator mo de
—375565μA3.0
—570870μA4.5
D014 330 475 μA2.0F
OSC = 4 MHz
EC Osci ll ator mo de
—550800μA3.0
0.85 1.2 mA 4.5
D016* 310 435 μA2.0F
OSC = 4 MHz
INTOSC mode
—500700μA3.0
0.74 1.1 mA 4.5
D017 460 650 μA2.0F
OSC = 8 MHz
INTOSC mode
0.75 1.1 mA 3.0
1.2 1.6 mA 4.5
D018 320 465 μA2.0F
OSC = 4 MHz
EXTRC mode(3)
—510750μA3.0
0.770 1.0 mA 4.5
D019 2.5 3.4 mA 4.5 FOSC = 20 MHz
HS Osci llator mode
* These parameters are characterized but not tested.
Data in “Typ” column is at 4.5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: The test co nditio ns fo r all IDD measurement s in activ e operati on mode are: OSC1 = exte rnal squ are wave,
from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O
pin loading an d switchi ng rat e, oscillator type, intern al code executi on pattern and temperature, al so have
an impact on the current consumption.
3: For RC oscil lator config uration s, c urrent t hrough REXT is not i nclud ed. The curre nt thro ugh th e r esist or can
be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
© 2009 Microchip Technology Inc. DS41288F-page 149
PIC16F610/616/16HV610/616
15.4 DC Characteri stics: PIC16F610/616- I (Indust rial)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +85°C for industrial
Param
No. Device Char ac teri st ics Min Typ† Max Units Conditions
VDD Note
D020 Power-down Base
Current(IPD)(2) 0.05 0.9 μA 2.0 WDT, BOR, Comparators, V REF and
T1OSC disabled
0.15 1.2 μA3.0
PIC16F610/616 0.35 1.5 μA5.0
150 500 nA 3.0 -40°C TA +25°C for industrial
D021 0.5 1.5 μA 2.0 WDT Current(1)
—2.54.0μA3.0
—9.517 μA5.0
D022 5.0 9 μA 3.0 BOR Current(1)
—6.012 μA5.0
D023 105 115 μA 2.0 Comparator Current(1), both
comparators enabled
110 125 μA3.0
116 140 μA5.0
D024 50 60 μA 2.0 Comparator Current(1), single
comparator enabled
—5565μA3.0
—6075μA5.0
D025 30 40 μA2.0CV
REF Current(1) (high range)
—4560μA3.0
—75105μA5.0
D026* 39 50 μA2.0CV
REF Current(1) (low range)
—5980μA3.0
—98130μA5.0
D027 5.5 10 μA 2.0 T1OSC Current(1), 32.768 kHz
—7.012 μA3.0
—8.514 μA5.0
D028 0.2 1.6 μA 3.0 A/D Current(1), no conversion in
progress.
0.36 1.9 μA5.0
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this
peripheral is enabled. Th e periph eral Δ current can be determined by subtracting the base IDD or IPD
current from this limit. Max values should be used when calculating total current consumption.
2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is
measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
PIC16F610/616/16HV610/616
DS41288F-page 150 © 2009 Microchip Technology Inc.
15.5 DC Characteristics: PIC16F610/616-E (Extended)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +125°C for extended
Param
No. Device Characteristics Min Typ† Max Units Conditions
VDD Note
D020E Power-down Base
Current (IPD)(2)
PIC16F610/616
0.05 4.0 μA 2.0 WDT, BOR, Comparators, VREF and
T1OSC disabled
0.15 5.0 μA3.0
0.35 8.5 μA5.0
D021E 0.5 5.0 μA 2.0 WDT Current(1)
—2.58.0μA3.0
—9.519 μA5.0
D022E 5.0 15 μA 3.0 BOR Current(1)
—6.019 μA5.0
D023E 105 130 μA 2.0 Compara tor Curren t(1), both
comparators enabled
—110140μA3.0
—116150μA5.0
D024E 50 70 μA 2.0 Comparator Curren t(1), single
comparator enabled
—5575μA3.0
—6080μA5.0
D025E 30 40 μA2.0CV
REF Current(1) (high range)
—4560μA3.0
—75105μA5.0
D026E* 39 50 μA2.0CV
REF Current(1) (low range)
—5980μA3.0
—98130μA5.0
D027E 5.5 16 μA 2.0 T1OSC Current(1), 32.768 kHz
—7.018 μA3.0
—8.522 μA5.0
D028E 0.2 6.5 μA 3.0 A/D Current(1), no conversion in
progress
—0.3610 μA5.0
* These parameters are characterized but not tested.
Data in “Typ” colum n is at 5.0V, 25°C unless oth erw is e s t at ed. These p ara me ters are for d esi gn guidance
only and are not tested.
Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this
peripheral is enabled. Th e periph eral Δ current can be determined by subtracting the base IDD or IPD
current from this limit. Max values should be used when calculating total current consumption.
2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is
measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
© 2009 Microchip Technology Inc. DS41288F-page 151
PIC16F610/616/16HV610/616
15.6 DC Characteristics: PIC16HV610/616- I (Industrial)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +85°C for industrial
Param
No. Device Characteristics Min Typ† Max Units Conditions
VDD Note
D020 Power-down Base
Current(IPD)(2,3) —135200μA 2.0 WDT, BOR, Comparators, VREF and
T1OSC disabled
—210280μA3.0
PIC16HV610/616 260 350 μA4.5
D021 135 200 μA 2.0 WDT Current(1)
—210285μA3.0
—265360μA4.5
D022 215 285 μA 3.0 BOR Current(1)
—265360μA4.5
D023 240 340 μA 2.0 Comparator Curren t(1), both
comparators enabled
—320420μA3.0
—370500μA4.5
D024 185 270 μA 2.0 Comparator Curren t(1), single
comparator enabled
—265350μA3.0
—320430μA4.5
D025 165 235 μA2.0CV
REF Current(1) (high range)
—255330μA3.0
—330430μA4.5
D026* 175 245 μA2.0CV
REF Current(1) (low range)
—275350μA3.0
—355450μA4.5
D027 140 205 μA 2.0 T1OSC Current(1), 32.768 kHz
—220290μA3.0
—270360μA4.5
D028 210 280 μA 3.0 A/D Current(1), no conversion in
progress
—260350μA4.5
* These parameters are characterized but not tested.
Data in “Typ” column is at 4 . 5V, 25°C unle ss oth erwis e s t ated. These parame ters are for d esi gn gui dan ce
only and are not tested.
Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this
peripheral is enabled. Th e periph eral Δ current can be determined by subtracting the base IDD or IPD
current from this limit. Max values should be used when calculating total current consumption.
2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is
measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
3: Shunt regulator is always enabled and always draws operating current.
PIC16F610/616/16HV610/616
DS41288F-page 152 © 2009 Microchip Technology Inc.
15.7 DC Characteristics: PIC16HV610/616-E (Extended)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +125°C for extended
Param
No. Device Characteristics Min Typ† Max Units Conditions
VDD Note
D020E Power-down Base
Current (IPD)(2, 3)
PIC16HV610/616
—135200μA 2.0 WDT, BOR, Comparators, VREF and
T1OSC disabled
—210280μA3.0
—260350μA4.5
D021E 135 200 μA 2.0 WDT Current(1)
—210285μA3.0
—265360μA4.5
D022E 215 285 μA 3.0 BOR Current(1)
—265360μA4.5
D023E 240 360 μA 2.0 Compara tor Curren t(1), both
comparators enabled
—320440μA3.0
—370500μA4.5
D024E 185 280 μA 2.0 Compara tor Curren t(1), single
comparator enabled
—265360μA3.0
—320430μA4.5
D025E 165 235 μA2.0CV
REF Current(1) (high range)
—255330μA3.0
—330430μA4.5
D026E* 175 245 μA2.0CV
REF Current(1) (low range)
—275350μA3.0
—355450μA4.5
D027E 140 205 μA 2.0 T1OSC Current(1), 32.768 kHz
—220290μA3.0
—270360μA4.5
D028E 210 280 μA 3.0 A/D Current(1), no conversion in
progress
—260350μA4.5
* These parameters are characterized but not tested.
Data in “Typ” colum n is at 4.5V, 25°C unless oth erw is e s t at ed. These p ara me ters are for d esi gn guidance
only and are not tested.
Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this
peripheral is enabled. Th e periph eral Δ current can be determined by subtracting the base IDD or IPD
current from this limit. Max values should be used when calculating total current consumption.
2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is
measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
3: Shunt regulator is always enabled and always draws operating current.
© 2009 Microchip Technology Inc. DS41288F-page 153
PIC16F610/616/16HV610/616
15.8 DC Characteristics: PIC16F610/616/16HV610/616- I (Industrial)
PIC16F610/616/16HV610/616 - E (Extended)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +85°C for industrial
-40°C TA +125°C for extended
Param
No. Sym Characteristic Min Typ Max Units Conditions
VIL Input Low Voltage
I/O port:
D030 with TTL buffer Vss 0.8 V 4.5V VDD 5.5V
D030A Vss 0.15 VDD V2.0V VDD 4.5V
D031 with Schmitt Trigger buffer Vss 0.2 VDD V2.0V VDD 5.5V
D032 MCLR, OSC1 (RC mode) VSS 0.2 VDD V
D033 OSC1 (XT and LP modes) VSS —0.3V
D033A OSC1 (HS mode) VSS 0.3 VDD V
VIH Input High Vo ltage
I/O ports:
D040 with TTL buffer 2.0 VDD V4.5V VDD 5.5V
D040A 0.25 VDD + 0.8 VDD V2.0V VDD 4.5V
D041 with Schmitt Trigger buffer 0.8 VDD —VDD V2.0V VDD 5.5V
D042 MCLR 0.8 VDD —VDD V
D043 OSC1 (XT and LP modes) 1.6 VDD V
D043A OSC1 (HS mode) 0.7 VDD —VDD V
D043B OSC1 (RC mode) 0.9 VDD —VDD V(Note 1)
IIL Input Leakage Current(2,3)
D060 I/O ports ± 0.1 ± 1μAVSS VPIN VDD,
Pin at high-impedance
D061 RA3/MCLR(3,4) ± 0.7 ± 5μAVSS VPIN VDD
D063 OSC1 ± 0.1 ± 5μAVSS VPIN VDD, XT, HS and
LP oscillator configuration
D070* IPUR PORTA Weak Pull-up Current(5) 50 250 400 μAVDD = 5.0V, VPIN = VSS
VOL Output Low Voltage ——0.6VIOL = 7.0 mA, VDD = 4.5V,
-40°C to +125°C
D080 I/O ports 0.6 V IOL = 8.5 mA, VDD = 4.5V,
-40°C to +85°C
VOH Outp ut H i gh Voltage VDD – 0.7 V IOH = -2.5 mA, VDD = 4. 5V,
-40°C to +125°C
D090 I/O ports(2) VDD – 0.7 V IOH = -3.0 m A, VDD = 4.5V,
-40°C to +85°C
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are
no t te sted.
Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external
clock in RC mode.
2: Negative current is defined as current sourced by the pin.
3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent
normal operating conditions. Higher leakage current may be measured at different input voltages.
4: This specification applies to RA3/MCLR configured as RA3 input with internal pull-up disabled.
5: This specification applies to all weak pull-up pins, including the weak pull-up on RA3/MCLR. When RA3/MCLR is
configured as MCLR reset pin, the weak pull-up is always enabled.
PIC16F610/616/16HV610/616
DS41288F-page 154 © 2009 Microchip Technology Inc.
15.9 DC Characteristics: PIC16F610/616/16HV610/616- I (Industrial)
PIC16F610/616/16HV610/616 - E (Extended)
DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +85°C for industrial
-40°C TA +125°C for extended
Param
No. Sym Characteristic Min Typ Max Units Conditions
D101* COSC2 Capacitive Loading Specs on
Output Pins
OSC2 pin 15 pF In XT, HS and LP modes when
external clock is used to drive
OSC1
D101A* CIO All I/O pins 50 pF
Program Flash Memory
D130 EPCell Endurance 10K 100K E/W -40°C TA +85°C
D130A EDCell Endurance 1K 10K E/W +85°C TA +125°C
D131 VPR VDD for Read VMIN —5.5VVMIN = Minimum operating
voltage
D132 VPEW VDD for Erase/Write 4.5 5.5 V
D133 TPEW Erase/Write cycle time 2 2.5 ms
D134 TRETD Characteristic Retention 40 Year Provided no other
specifications are violated
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are
no t te sted.
Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Tr igger input. It is not recommended to use an external
clock in RC mode.
© 2009 Microchip Technology Inc. DS41288F-page 155
PIC16F610/616/16HV610/616
15.10 Thermal Considerati ons
Standard Operating Conditions (unless otherwise stated)
Ope rati ng temperature -40°C TA +125°C
Param
No. Sym Characteristic Typ Units Conditions
TH01 θJA Thermal Resistance
Junction to Ambient 70* C/W 14-pin PDIP packag e
85.0* C/W 14-pin SOIC package
100* C/W 14-pin TSSOP package
37* C/W 16-pin QFN 4x4mm pack age
TH02 θJC Thermal Resistance
Junction to Case 32.5* C/W 14-pin PDIP package
31.0* C/W 14-pin SOIC package
31.7* C/W 14-pin TSSOP package
2.6* C/W 16-pin QFN 4x4mm package
TH03 TDIE Die Temperature 150* C
TH04 PD Power Dissipation W PD = PINTERNAL + PI/O
TH05 PINTERNAL Internal Power Dissipation W PINTERNAL = IDD x VDD
(NOTE 1)
TH06 PI/OI/O Power Dissipation W PI/O = Σ (IOL * VOL) + Σ (IOH * (VDD - V OH))
TH07 PDER Derated Power W PDER = PDMAX (TDIE - TA)/θJA
(NOTE 2)
* These parameters are characterized but not tested.
Note 1: IDD is current to run the chip alone without driving any load on the output pins.
2: TA = Ambient Temperature.
PIC16F610/616/16HV610/616
DS41288F-page 156 © 2009 Microchip Technology Inc.
15.11 Ti ming Parameter Symbology
The timing parameter symbols have been created with
one of the following formats:
FIGURE 15-5: LOA D CONDITIONS
1. TppS2ppS
2. TppS
TF Frequency T Time
Lowercase letters (pp) and their meanings:
pp
cc CCP1 osc OSC1
ck CLKOUT rd RD
cs CS rw RD or WR
di SDI sc SCK
do SDO ss SS
dt Data in t0 T0CKI
io I/O Port t1 T1CKI
mc MCLR wr WR
Uppe rcase lett ers and their meanings:
SFFall PPeriod
HHigh RRise
I Invalid (High-impedance) V Valid
L Low Z High-impedance
V
SS
C
L
Legend: CL= 50 pF for all pins
15 pF for OSC2 output
Load Con dition
Pin
© 2009 Microchip Technology Inc. DS41288F-page 157
PIC16F610/616/16HV610/616
15.12 AC Characteristics: PIC16F610/616/16HV610/616 (Industrial, Extended)
FIGURE 15-6: CLOCK TIMING
TABLE 15-1: CLOCK OSCILLATOR TIMING REQUIREMENTS
Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C TA +125°C
Param
No. Sym Characteristic Min Typ† Max Units Conditions
OS01 FOSC External CLKIN Frequency(1) DC 37 kHz LP Oscillator mode
DC 4 MHz XT Oscillator mode
DC 20 MH z HS Oscillator mode
DC 20 MH z EC Oscillator mode
Oscillator Frequency(1) 32.768 kHz LP Oscillator mode
0.1 4 MHz XT Oscillator mode
1 20 MHz HS Oscillator mode
DC 4 MHz RC Oscillator mode
OS02 TOSC External CLKIN Period(1) 27 ∞μs LP Oscillator mode
250 ns XT Oscillator mode
50 ns HS Os cillator mode
50 ns EC Os cillator mode
Oscillator Period(1) 30.5 μs LP Oscillator mode
250 10,000 ns XT Oscillator mode
50 1,000 ns HS Oscillator mode
250 ns RC Oscillator mode
OS03 TCY Instruction Cycle Time(1) 200 TCY DC ns TCY = 4/FOSC
OS04* TOSH,
TOSLExternal CLKIN High,
External CLKIN Low 2—μs LP oscillator
100 ns XT oscillator
20 ns HS oscillator
OS05* TOSR,
TOSFExternal CLKIN Rise,
External CLKIN Fall 0—ns LP oscillator
0—ns XT oscillator
0—ns HS oscillator
* These parameters are characterized but not tested.
Data in “T yp” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Note 1: Instruction cycle period (TCY) equals four times the inp ut oscillator time base period. All specified values are based on
characterization data for that particular oscillator type under standard operating conditions with the device executing
code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current
consumption. All devices are tested to operate at “min” values with an external clock applied to OSC1 pin. When an
external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
OSC1/CLKIN
OSC2/CLKOUT
Q4 Q1 Q2 Q3 Q4 Q1
OS02
OS03OS04 OS04
OSC2/CLKOUT
(LP,XT,HS Modes)
(CLKOUT Mode)
PIC16F610/616/16HV610/616
DS41288F-page 158 © 2009 Microchip Technology Inc.
TABLE 15-2: OSCILLATOR PARAMETERS
Standard Operati ng Conditions (unless otherwise stated)
Operating Temperature -40°C TA +125°C
Param
No. Sym Characteristic Freq.
Tolerance Min Typ† Max Units Conditions
OS06 TWARM Internal Oscillator Switch
when running(3) ——2TOSC Slowest clock
OS07 INTOSC Internal Calibrated
INTOSC Frequency(2)
(4MHz)
±1% 3.96 4.0 4.04 MHz VDD = 3.5V, TA = 25°C
±2% 3.92 4. 0 4.08 MHz 2.5V VDD 5.5V,
0°C TA +85 ° C
±5% 3.80 4. 0 4.2 MHz 2.0V VDD 5.5V,
-40°C TA +85°C (Ind.),
-40°C TA +125°C (Ext.)
OS08 INTOSC Internal Calibrated
INTOSC Frequency(2)
(8MHz)
±1% 7.92 8.0 8.08 MHz VDD = 3.5V, TA = 25°C
±2% 7.84 8. 0 8.16 MHz 2.5V VDD 5.5V,
0°C TA +85 ° C
±5% 7.60 8. 0 8.40 MHz 2.0V VDD 5.5V,
-40°C TA +85°C (Ind.),
-40°C TA +125°C (Ext.)
OS10* TIOSC ST INTOSC Oscillator Wake-
up from Sleep
Start-up Time
5.5 12 24 μsVDD = 2.0V, -40°C to +85°C
—3.5714μsV
DD = 3.0V, -40°C to +85°C
—3611μsV
DD = 5.0V, -40°C to +85°C
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are
not tested.
Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on
characterization data for that particular oscillator type under standard operating conditions with the device executing
code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected
current consumption. All devices are tested to operate at “min” values with an external clock applied to the OSC1 pin.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
2: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as
possible. 0.1 μF and 0.01 μF values in parallel are recommended.
3: By design.
© 2009 Microchip Technology Inc. DS41288F-page 159
PIC16F610/616/16HV610/616
FIGURE 15-7: CLKOUT AND I/O TIMING
FOSC
CLKOUT
I/O pi n
(Input)
I/O pin
(Output)
Q4 Q1 Q2 Q3
OS11
OS19
OS13
OS15
OS18, OS19
OS20
OS21
OS17 OS16
OS14
OS12
OS18
Old Value New Value
Write Fetch Read ExecuteCycle
TABLE 15-3: CLKOUT AND I/O TIMING PARAMETERS
Standard Operating Conditi ons (unle ss otherw is e stated )
Operating Temperature -40°C TA +125°C
Param
No. Sym Characteristic Min Typ† Max Units Conditions
OS11 TOSH2CKLFOSC to CLKOUT (1) 70 ns VDD = 5.0V
OS12 TOSH2CKHFOSC to CLKOUT (1) 72 ns VDD = 5.0V
OS13 TCKL2IOVCLKOUT to Port out valid(1) 20 ns
OS14 TIOV2CKH Port input valid before CLKOUT(1) TOSC + 200 ns ns
OS15 TOSH2IOVFOSC (Q1 cycle) to Port out valid 50 70* ns VDD = 5.0V
OS16 TOSH2IOIFOSC (Q2 cycle) to Port input invalid
(I/O in hold time) 50 ns VDD = 5.0V
OS17 TIOV2OSH Port input valid to FOSC(Q2 cycle)
(I/O in setup time) 20 ns
OS18 TIOR Port output rise time(2)
15
40 72
32 ns VDD = 2.0V
VDD = 5.0V
OS19 TIOF Port output fall time(2)
28
15 55
30 ns VDD = 2.0V
VDD = 5.0V
OS20* TINP INT pin input high or low time 25 ns
OS21* TRAP PORT A interrupt-on-change new input
level time TCY ——ns
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated.
Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x TOSC.
2: Includes OSC2 in CLKOUT mode.
PIC16F610/616/16HV610/616
DS41288F-page 160 © 2009 Microchip Technology Inc.
FIGURE 15-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND
POWER-UP TIMER TIMING
FIGURE 15-9: BROW N-OUT RESET TIMING AND CHARACTERISTICS
VDD
MCLR
Internal
POR
PWRT
Time-out
OSC
Start-Up Time
Internal Reset(1)
Wat c hdog Timer
33
32
30
31
34
I/O pins
34
Note 1: Asserted low.
Reset(1)
VBOR
VDD
(Device in Brown-out Reset) (Device not in Brown-out Reset)
33*
37
* 64 ms delay only if PW RTE bit in the Configuration Word register is programmed to 0’.
Reset
(due to BOR)
VBOR + VHYST
© 2009 Microchip Technology Inc. DS41288F-page 161
PIC16F610/616/16HV610/616
TABLE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS
Standard Operating Conditi ons (unle ss otherw is e stated )
Operating Temperature -40°C TA +125°C
Param
No. Sym Characteristic Min Typ† Max Units Conditions
30 TMCLMCLR Pulse Width ( low) 2
5
μs
μsVDD = 5V, -40°C to +85°C
VDD = 5V, -40°C to +125°C
31* TWDT Watchdog Timer Time-out
Period (No Prescaler) 10
10 20
20 30
35 ms
ms VDD = 5V, -40°C to +85°C
VDD = 5V, -40°C to +125°C
32 TOST Oscillation Start-up Timer
Period(1, 2) —1024TOSC (NOTE 3)
33* TPWRT Power-up Timer Period 40 65 140 ms
34* TIOZ I/O High-impedance from
MCLR Low or Watchdog Timer
Reset
——2.0μs
35* VBOR Brown-out Reset Voltage 2.0 2.15 2.3 V (NOTE 4)
36* VHYST Brown-out Reset Hysteresis 100 mV
37* TBOR Brown-out Reset M inimu m
Detection Period 100 μsVDD VBOR
Legend: TBD = To Be Determined
* These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested .
Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values
are based on charac teri za tion data for that part ic ular oscillator typ e unde r st andard operating con di tions
with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper-
ation and/or higher than expected current consumption. All devices are tested to operate at “min” values
with an e xt erna l c loc k app li ed t o th e O SC 1 pin . When an exte rna l c loc k inp ut is us ed, the “max” cy cl e ti me
limit is “DC” (no clock) for all devices.
2: By design.
3: Period of the slow er clock.
4: To ensure the se vo lta ge t olerances , V DD and VSS must be capacitivey decoupled as close to the device as
possible. 0.1 μF and 0.01 μF values in parallel are recommended.
PIC16F610/616/16HV610/616
DS41288F-page 162 © 2009 Microchip Technology Inc.
FIGURE 15-10: TIMER0 AND TIMER1 EXTERNAL CLOC K TIMINGS
TABLE 15-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
Standard Operating Conditions (unless otherwise stated)
Operating Temperature -40°C TA +125°C
Param
No. Sym Characteristic Min Typ† Max Units Conditions
40* TT0H T0CKI High Pulse Width No Prescaler 0.5 TCY + 20 ns
With Prescaler 10 ns
41* TT0L T0CKI Low Pulse Width N o Prescaler 0.5 TCY + 20 ns
With Prescaler 10 ns
42* TT0P T0CK I Period Greater of:
20 or TCY + 40
N
ns N = prescale value
(2, 4, ..., 256)
45* TT1H T1CKI High
Time Synchronous, No Prescaler 0.5 TCY + 20 ns
Synchronous,
with Pr escaler 15 ns
Asynchronous 30 ns
46* TT1L T1CKI Low
Time Synchronous, No Prescaler 0.5 TCY + 20 ns
Synchronous,
with Pr escaler 15 ns
Asynchronous 30 ns
47* TT1P T1CKI Input
Period Synchronous Greater of:
30 or TCY + 40
N
ns N = prescale value
(1, 2, 4, 8)
Asynchronous 60 ns
48 FT1 Timer1 Oscillator Input Frequency Range
(oscillator enabled by setting bit T1OSCEN) 32.768 — kHz
49* TCKEZTMR1 Delay from External Clock Edge to Timer
Increment 2 TOSC —7 TOSC Timers in Sync
mode
* These parameters are characterized but not tested.
Data in “T yp” col umn is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
T0CKI
T1CKI
40 41
42
45 46
47 49
TMR0 or
TMR1
© 2009 Microchip Technology Inc. DS41288F-page 163
PIC16F610/616/16HV610/616
FIGURE 15-11: CAPTURE/COMPARE/PWM TIMINGS (ECCP)
TABLE 15-6: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP)
Standard Operating Conditi ons (unle ss otherw is e stated )
Operating Temperature -40°C TA +125°C
Param
No. Sym Characteristic Min Typ† Max Units Conditions
CC01* TccL CCP1 Input Low Time No Prescaler 0.5TCY + 20 ns
With Prescaler 20 ns
CC02* TccH CCP1 Input High Time No Prescaler 0.5TCY + 20 ns
With Prescaler 20 ns
CC03* TccP CCP1 In put Period 3TCY + 40
N ns N = prescale
value (1, 4 or
16)
* These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested .
Note: Refer to Figure 15-5 for load conditions.
(Capture mode)
CC01 CC02
CC03
CCP1
PIC16F610/616/16HV610/616
DS41288F-page 164 © 2009 Microchip Technology Inc.
TABLE 15-7: COMPARATOR SPECIFICATIONS
TABLE 15-8: COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS
TABLE 15-9: VOLTAGE REFERENCE SPECIFICATIONS
Standard Operating Conditions (unless otherwise stated)
Operati ng Tem per ature -40°C TA +125°C
Param
No. Sym Characteristics Min Typ† Max Units Comments
CM01 VOS Input Offset Voltage(2) ± 5.0 ± 10 mV
CM02 VCM Input Co mmon Mode Voltage 0 VDD – 1.5 V
CM03* CMRR Common Mode Rejection Ratio +55 dB
CM04* TRT Response Time(1) Falling 150 600 ns
Rising 200 1000 ns
CM05* TMC2COV Comparator Mode Change to Output Valid 10 μs
CM06* VHYS Input Hysteresis Voltage 45 60 mV
* These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: Respo nse time is m easure d with on e com pa rator input at (VDD - 1.5)/2 - 100 mV to (VDD -1.5)/2+20mV.
The other input is at (VDD -1.5)/2.
2: Input offset voltage is measured with one comparator input at (VDD -1.5V)/2.
S tandard Operating Conditi ons (unle ss othe rwis e stated)
Operati ng tem pera ture -40°C TA +125°C
Param
No. Sym Characteristics Min Typ† Max Units Comments
CV01 CLSB Step Size(2)
VDD/24
VDD/32
V
VLow Range (VRR = 1)
High Range (VRR = 0)
CV02 CACC Absolute Accuracy(3)
± 1/2
± 1/2 LSb
LSb Low Range (VRR = 1)
High Range (VRR = 0)
CV03 CRUnit Resistor Value (R) 2k Ω
CV04 CST Settli ng Time(1) ——10μs
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from ‘0000’ to ‘1111’.
2: See Section 8.11 “Comparator Voltage Reference” for more information.
3: Absolute Accuracy when CVREF output is (VDD-1.5).
VR Voltage Reference Specifications Standard Operating Conditions (unless otherwise stated)
Operati ng tem pera ture -40°C TA +125°C
Param
No. Symbol Characteristics Min Typ Max Units Comments
VR01 VP6OUT VP6 voltage output 0.50 0.6 0.7 V
VR02 V1P2OUT V1P2 voltage output 1.05 1.20 1.35 V
VR03* TSTABLE Settli ng Time 10 μs
* These parameters are characterized but not tested.
© 2009 Microchip Technology Inc. DS41288F-page 165
PIC16F610/616/16HV610/616
TABLE 15-10: SHUNT REGULATOR SPECIFICATIONS (PIC16HV610/616 only)
TABLE 15-11: PIC16F616/16HV616 A/D CONVERTER (ADC) CHARACTERISTICS:
SHUNT REGULATOR CHARACTERISTICS Standard Operating Conditions (unless otherwise stated)
Operating temperature -40 °C TA +125°C
Param
No. Symbol Characteristics Min Typ Max Units Comments
SR01 VSHUNT Shunt Voltage 4.75 5 5.4 V
SR02 ISHUNT Shunt Current 4 50 mA
SR03* TSETTLE Settling Time 150 ns To 1% of final value
SR04 CLOAD Load Capacitance 0.01 10 μF Bypass capacitor on VDD
pin
SR05 ΔISNT Regulator operating current 180 μA Incl ud es ban d gap
reference current
* These parameters are characterized but not tested.
Standard Operating Conditions (unless otherwise stated)
Ope rati ng temperature -40 °C TA +125°C
Param
No. Sym Characteristic Min Typ Max Units Conditions
AD01 NRResolution 10 bits bit
AD02 EIL Integral Error ±1LSbVREF = 5.12V(5)
AD03 EDL Differential Error ±1 LSb No missing co des to 10 bits
VREF = 5.12V(5)
AD04 EOFF Offset Error +1.5 + 2.0 L Sb VREF = 5.12V(5)
AD07 EGN Gain Error ±1LSbVREF = 5.12V(5)
AD06
AD06A VREF Reference Voltage(3) 2.2
2.5 ——
VDD VAbsolute minimum to ensure 1 LSb
accuracy
AD07 VAIN Full-Scale Range VSS —VREF V
AD08 ZAIN Recommended
Impedance of Analog
Voltage Source
—— 10kΩ
AD09* IREF VREF Input Current(3) 10 1000 μADuring VAIN acquisition.
Based on differential of VHOLD to VAIN.
—— 50μA D uring A/D conversion cycle.
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested .
Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
2: The A/D conversion result never decreases with an increase in the input voltage and has no missing
codes.
3: ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.
4: When ADC is off, it will not consume any current other than leakage current. The power-down current
specification includes any such leakage from the ADC module.
5: VREF = 5V for PIC16HV616.
PIC16F610/616/16HV610/616
DS41288F-page 166 © 2009 Microchip Technology Inc.
TABLE 15-12: PIC16F616/16HV616 A/D CONVERSION REQUIREMENTS
Standard Operating Conditions (unless otherwise stated)
Ope rati ng temperature -40 °C TA +125°C
Param
No. Sym Characteristic Min Typ† Max Units Conditions
AD130* TAD A/D Clock Perio d 1.6 9.0 μsTOSC-based, VREF 3.0V
3.0 9.0 μsTOSC-based, VREF full range
A/D Internal RC
Oscillator Period 3.0 6.0 9.0 μsADCS<1:0> = 11 (ADRC mode)
At V DD = 2.5V
1.6 4.0 6.0 μsAt VDD = 5.0V
AD131 TCNV Conversion Time
(not includin g
Acquisiti on Time)(1)
—11—TAD Set GO/ DONE bit to new data in A/D
Result register
AD132* TACQ Acquisition Tim e 11.5 μs
AD133* TAMP Amplifier Settling Time 5 μs
AD134 TGO Q4 to A/D Clock Start
TOSC/2
TOSC/2 + TCY
If the A/D clock source is selected as
RC, a time of TCY is added before the
A/D clock st art s. This allo ws the SLEEP
instruction to be executed.
* These parameters are characterized but not tested.
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested .
Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.
2: See Section 9.3 “A/D Acquisition Requirements” for mini mum con ditions.
© 2009 Microchip Technology Inc. DS41288F-page 167
PIC16F610/616/16HV610/616
FIGURE 15-12 : PIC16F61 6/1 6HV 616 A/D CONVERSION TIMING (NORMAL MODE)
FIGURE 15-13 : PIC16F61 6/1 6HV 616 A/D CONV ER SION TIMING (SLEEP MODE)
AD131
AD130
BSF ADCON0, GO
Q4
A/D CLK
A/D Data
ADRES
ADIF
GO
Sample
OLD_DATA
Sampling Stopped
DONE
NEW_DATA
987 3210
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the
SLEEP instruction to be executed.
1 TCY
6
AD134 (TOSC/2(1))
1 TCY
AD132
AD132
AD131
AD130
BSF ADCON0, GO
Q4
A/D CLK
A/D Data
ADRES
ADIF
GO
Sample
OLD_DATA
Sampling Stopped
DONE
NEW_DATA
9 7 3210
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the
SLEEP instruction to be execut ed.
AD134
6
8
1 TCY
(TOSC/2 + TCY(1))
1 TCY
PIC16F610/616/16HV610/616
DS41288F-page 168 © 2009 Microchip Technology Inc.
15.13 High Temperature Operation
This section outlines the specifications for the
PIC16F616 device operating in a temperature range
between -40°C and 150°C.(4) The specifications
between -40°C and 150°C(4) are identical to those
shown in DS41302 and DS80329.
TABLE 15-13: ABSOLUTE MAXIMUM RATINGS
Note 1: Writes are not allowed for Flash
Program Memory above 125°C.
2: All AC tim ing specifi cations a re incre ased
by 30%. This derating factor will include
param et ers such as TPWRT.
3: The temperature range indicator in the
part number is “H” for -40°C to 150°C.(4)
Example: PIC16F616T-H/ST indicates the
device is sh ippe d in a tAPE a nd reel co nfig-
uration, in the TSSOP package, and is
rated for operation from -40°C to 150°C.(4)
4: AEC-Q100 reliability testing for devices
intended to operate at 150°C is 1,000
hours. Any desi gn in w hich the t ot al op er-
ating time from 125°C to 150°C will be
great er than 1,000 hours is not warr ante d
without prior written approval from
Microchip Technology Inc.
Parameter Source/Sink Value Units
Max. Current: VDD Source 20 mA
Max. Current: VSS Sink 50 mA
Max. Current: PIN Source 5 mA
Max. Current: PIN Sink 10 mA
Pin Current: at VOH Source 3 mA
Pin Current: at VOL Sink 8.5 mA
Port Current: A and C Source 20 mA
Port Current: A and C Sink 50 mA
Maximum Junction Temperature 155 °C
Note: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the
device. This is a stress rating only, and functional operation of the device at those or any other conditions
above those indic ated in th e operatio n listings o f this spe cification is not im plied. Expos ure above maximum
rating conditions for extended periods may affect device reliability.
© 2009 Microchip Technology Inc. DS41288F-page 169
PIC16F610/616/16HV610/616
TABLE 15-14: DC CHARACTERISTICS FOR IDD SPECIFICATIONS FOR PIC16F616 H (High
Temp.)
Param
No. Device
Characteristics Units Min Typ Max Condition
VDD Note
D010 Supply Current (IDD)μA—1358 2.0
IDD LP OSC (32 kHz)
—1967 3.0
—3292 5.0
D011
μA—135316 2.0IDD XT OSC (1 MHz)
—185400 3.0
—300537 5.0
D012 μA—240495 2.0IDD XT OSC (4 MHz)
—360680 3.0
mA 0.660 1.20 5.0
D013
μA 75 158 2.0 IDD EC OSC (1 MHz)
—155338 3.0
—345792 5.0
D014 μA—185357 2.0IDD EC OSC (4 MHz)
—325625 3.0
mA 0.665 1.30 5.0
D016
μA—245476 2.0IDD INTOSC (4 MHz)
—360672 3.0
620 1.10 5.0
D017 μA 395 757 2.0 IDD INTOSC (8 MHz)
mA 0.620 1.20 3.0
1.20 2.20 5.0
D018
μA—175332 2.0IDD EXTRC (4 MHz)
—285518 3.0
—530972 5.0
D019 mA 2.20 4.10 4.5 IDD HS OSC (20 MHz)
2.80 4.80 5.0
PIC16F610/616/16HV610/616
DS41288F-page 170 © 2009 Microchip Technology Inc.
TABLE 15-15: DC CHARACTERISTICS FOR IPD SPECIFICATIONS FOR PIC16F616 H (High Temp.)
TABLE 15-16: WATCHDOG TIMER SPECIFICATIONS FOR PIC16F616 H (High Temp.)
TABLE 15-17: LEAKAGE CURRENT SPECIFICATIONS FOR PIC16F616 H (High Temp.)
Param
No. Device
Characteristics Units Min Typ Max Condition
VDD Note
D020E Power Down IPD μA 0.05 12 2.0 IPD Base
0.15 13 3.0
0.35 14 5.0
D021E
μA—0.520 2.0
WDT Current
—2.525 3.0
—9.536 5.0
D022E μA—5.028 3.0
BOR Current
—6.036 5.0
D023E
μA—105195 2.0IPD Current (Both
Comparators Enabled)
110 210 3.0
116 220 5.0
μA 50 105 2.0 IPD Current (One Comparator
Enabled)
—55110 3.0
60 125 5.0
D024E
μA—3058 2.0
IPD (CVREF, High Range)
—4585 3.0
75 142 5.0
D025E
μA—3976 2.0
IPD (CVREF, Low Range)
—59114 3.0
98 190 5.0
D026E
μA—5.530 2.0
IPD (T1 OSC, 32 kHz)
—7.035 3.0
—8.545 5.0
D027E μA—0.212 3.0
IPD (A2D on, not converting)
—0.315 5.0
Param
No. Sym Characteristic Units Min Typ Max Conditions
31 TWDT Watchdog Timer Time-out Period
(No Prescaler) ms 6 20 70 150°C Temperature
Param
No. Sym Characteristic Units Min Typ Max Conditions
D061 IIL Input Leakage Current(1)
(GP3/RA3/MCLR)µA ±0.5 ±5.0 VSS VPIN VDD
D062 IIL Input Leakage Current(2)
(GP3/RA3/MCLR)µA 50 250 400 VDD = 5.0V
Note 1: This specification applies when GP3/RA3/MCLR is configured as an input with the pull-up disabled. The
leakage current for the GP3/RA3/MCLR pin is higher than for the standard I/O port pins.
2: This specification applies when GP3/RA3/MCLR is configured as the MCLR Reset pin function with the
weak pull-up enabled.
© 2009 Microchip Technology Inc. DS41288F-page 171
PIC16F610/616/16HV610/616
TABLE 15-18: OSCILLATOR PARAM ETE RS FOR PIC1 6F616 H (High Temp.)
TABLE 15-19: COMPARATOR SPECIFICATIONS FOR PIC16F616 H (High Temp.)
Param
No. Sym Characteristic Frequency
Tolerance Units Min Typ Max Conditions
OS08 INTOSC Int. Calibrated INT OSC
Freq.(1) ±10% MHz 7.2 8.0 8.8 2.0V VDD 5.5V
-40°C TA 150°C
Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitiv ely decoupled as close to
the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.
Param
No. Sym Characteristic Units Min Typ Max Condition s
CM01 VOS Input Offset Voltage mV ±5 ±20 (VDD - 1.5)/2
PIC16F610/616/16HV610/616
DS41288F-page 172 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 173
PIC16F610/616/16HV610/616
16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES
“Typical” represents the mean of the distribution at 25°C. “Maximum” or “minimum” represents (mean + 3σ) or (mean -
3σ) respectively, where s is a standard deviation, over each temperature range.
FIGURE 16-1: PIC16F610/616 IDD LP (32 kHz) vs. VDD
FIGURE 16-2: PIC16F610/616 IDD EC (1 MHz) vs. VDD
Note: The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purpos es only. The performance characteristics l isted herein are
not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.
0
10
20
30
40
50
60
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
IDD LP (µA)
Maximum
VDD (V)
Typical
135
42 6
0
100
200
300
400
500
600
135
42 6
Typical
Maximum
VDD (V)
IDD EC (µA)
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
PIC16F610/616/16HV610/616
DS41288F-page 174 © 2009 Microchip Technology Inc.
FIGURE 16-3: PIC16F61 0/6 16 IDD EC (4 MHz) vs. VDD
FIGURE 16-4: PIC16F61 0/6 16 IDD XT (1 MHz) vs. VDD
FIGURE 16-5: PIC16F61 0/6 16 IDD XT (4 MHz) vs. VDD
0
200
400
600
800
1000
1200
Typical
VDD (V)
IDD EC (µA)
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Cas e Tem p) + 3
σ
(-40°C to 125°C)
135
42 6
0
200
400
600
800
1000
1200
Typical: Statistical Mean @25°C
Maximum: Mean (Worst -Cas e Tem p) + 3
σ
(-40°C to 125°C)
135
42 6
Typical
Maximum
VDD (V)
IDD XT (µA)
0
200
400
600
800
1000
1200
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Cas e Temp) + 3
σ
(-40°C to 125°C)
135
42 6
Typical
Maximum
VDD (V)
IDD XT (µA)
© 2009 Microchip Technology Inc. DS41288F-page 175
PIC16F610/616/16HV610/616
FIGURE 16-6: PIC16F61 0/6 16 IDD INTOSC (4 MHz) vs. VDD
FIGURE 16-7: PIC16F610/616 IDD INTOSC (8 MHz) vs. VDD
0
100
200
300
400
500
600
700
800
900
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Ca se Temp ) + 3
σ
(-40°C to 125°C)
135
42 6
Typical
Maximum
VDD (V)
IDD INTOSC (µA)
0
200
400
600
800
1000
1200
1400
1600
1800
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
135
42 6
Typical
Maximum
VDD (V)
IDD INTOSC (µA)
PIC16F610/616/16HV610/616
DS41288F-page 176 © 2009 Microchip Technology Inc.
FIGURE 16-8: PIC16F610/616 IDD EXTRC (4 MHz) vs. VDD
FIGURE 16-9: PIC16F610/616 IDD HS (20 MHz) vs. VDD
0
100
200
300
400
500
600
700
800
Typical: Statistical Mean @25°C
Maximum: Mean (Worst -Case T emp) + 3
σ
(-40°C to 125°C)
135
42 6
Typical
Maximum
VDD (V)
IDD EXTRC (µA)
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
1
2
3
4
VDD (V)
IDD HS (µA)
5
46
Maximum
Typical
© 2009 Microchip Technology Inc. DS41288F-page 177
PIC16F610/616/16HV610/616
FIGURE 16-10: PIC16F610/616 IPD BASE vs. VDD
FIGURE 16-11: PIC16F610/616 IPD COMPARATOR (SINGLE ON) vs. VDD
0
1
2
3
4
5
6
7
8
9
IPD BASE (µA)
Typical: Statistical Mean @25°C
Extended: Mean (Wors t-C ase Temp ) + 3
σ
(-40°C to 125°C)
135
42 6
Industrial
Typical
Extended
VDD (V)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-40°C to 85°C)
30
40
50
60
70
80
90
VDD (V)
IPD CMP (µA)
135
42 6
Industrial
Typical
Extended
Typical: S tatistical Mean @25°C
Extended: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-40°C to 85°C)
PIC16F610/616/16HV610/616
DS41288F-page 178 © 2009 Microchip Technology Inc.
FIGURE 16-12 : PIC16F 61 0/6 16 IPD COMPARATOR (BOTH ON) vs. VDD
FIGURE 16-13 : PIC16F 61 0/6 16 IPD WDT vs. VDD
80
90
100
110
120
130
140
150
160
135
VDD (V)
IPD CMP (µA)
42 6
Industrial
Typical
Extended
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Case Te mp) + 3
σ
(-40°C to 125°C)
Industrial: Mean (Worst-Case Tem p ) + 3
σ
(-40°C to 85°C)
0
2
4
6
8
10
12
14
16
18
20
VDD (V)
IPD WDT (µA)
135
42 6
Industrial
Typical
Extended
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Cas e Temp ) + 3
σ
(-40°C to 125°C)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-40°C to 85°C)
© 2009 Microchip Technology Inc. DS41288F-page 179
PIC16F610/616/16HV610/616
FIGURE 16-14 : PIC16F 61 0/6 16 IPD BOR vs. VDD
FIGURE 16-15 : PIC16F 61 0/6 16 IPD CVREF (LOW RANGE) vs. VDD
0
2
4
6
8
10
12
14
16
18
20
VDD (V)
IPD BOR (µA)
135
42 6
Industrial
Typical
Extended
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-40 °C to 85°C)
0
20
40
60
80
100
120
140
VDD (V)
IPD CVREF (µA)
135
42 6
Maximum
Typical
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
Indust rial: Me an (Wor st-Ca s e Temp) + 3
σ
(-40°C to 85°C)
PIC16F610/616/16HV610/616
DS41288F-page 180 © 2009 Microchip Technology Inc.
FIGURE 16-16 : PIC16F 61 0/6 16 IPD CVREF (HI RANGE) vs. VDD
FIGURE 16-17 : PIC16F 61 0/6 16 IPD T1OSC vs. VDD
0
20
40
60
80
100
120
135
VDD (V)
IPD CVREF (
µ
A)
24 6
Maximum
Typical
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Case Temp) + 3
σ
(- 40°C to 125°C)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-4 C to 85°C)
0
5
10
15
20
25
VDD (V)
IPD T1OSC (µA)
Industrial
Typical
Extended
135
42 6
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Case Tem p) + 3
σ
(-40°C to 125°C)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-40°C to 85°C)
© 2009 Microchip Technology Inc. DS41288F-page 181
PIC16F610/616/16HV610/616
FIGURE 16-18 : PIC16F 61 6 IPD A/D vs. VDD
FIGURE 16-19 : PIC16HV 61 0/61 6 IDD LP (32 kHz) vs. VDD
0
2
4
6
8
10
12
14
VDD (V)
IPD A2D (µA)
Industrial
Typical
Extended
135
42 6
Typical: Statistical Mean @25°C
Extended: Mean (Worst-Case Tem p) + 3
σ
(-40°C to 125°C)
Industrial: Mean (Worst-Case Temp) + 3
σ
(-40°C to 85°C)
0
50
100
150
200
250
300
350
400
450
VDD (V)
IDD LP (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Cas e Tem p) + 3
σ
(-40°C to 125°C)
PIC16F610/616/16HV610/616
DS41288F-page 182 © 2009 Microchip Technology Inc.
FIGURE 16-20 : PIC16HV 61 0/61 6 IDD EC (1 MHz) vs. VDD
FIGURE 16-21 : PIC16HV 61 0/61 6 IDD EC (4 MHz) vs. VDD
FIGURE 16-22 : PIC16HV 61 0/61 6 IDD XT (1 MHz) vs. VDD
100
200
300
400
500
600
700
800
900
1000
VDD (V)
IDD EC (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst -Cas e Temp) + 3
σ
(-40°C to 125°C)
0
200
400
600
800
1000
1200
1400
VDD (V)
IDD EC (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @2 5°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
100
200
300
400
500
600
700
800
900
VDD (V)
IDD XT (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @2 5°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
© 2009 Microchip Technology Inc. DS41288F-page 183
PIC16F610/616/16HV610/616
FIGURE 16-23 : PIC16HV 61 0/61 6 IDD XT (4 MHz) vs. VDD
FIGURE 16-24 : PIC16HV 61 0/61 6 IDD INTOSC (4 MHz) vs. VDD
FIGURE 16-25 : PIC16HV 61 0/61 6 IDD INTOSC (8 MHz) vs. VDD
0
200
400
600
800
1000
1200
1400
VDD (V)
IDD XT (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
200
400
600
800
1000
1200
VDD (V)
IDD INTOSC (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @2 5°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
500
1000
1500
2000
VDD (V)
IDD INTOSC (µA)
5
1
34
2
Typical
Maximum
Typical: S tatistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
PIC16F610/616/16HV610/616
DS41288F-page 184 © 2009 Microchip Technology Inc.
FIGURE 16-26 : PIC16HV 61 0/61 6 IDD EXTRC (4 MHz) vs. VDD
FIGURE 16-27 : PIC16HV 61 0/61 6 IPD BASE vs. VDD
FIGURE 16-28 : PIC16HV 61 0/61 6 IPD COMPARATOR (SINGLE ON) vs. VDD
0
200
400
600
800
1000
1200
VDD (V)
IDD EXTRC (µA)
5
13
4
2
Maximum
Typical: Statistical Mean @25°C
Maximum: Mea n (Worst-C ase Tem p ) + 3
σ
(-40°C to 125°C) Typical
0
50
100
150
200
250
300
350
400
VDD (V)
IPD BASE (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
100
200
300
400
500
VDD (V)
IPD CMP (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Cas e Temp) + 3
σ
(-40°C to 125°C)
© 2009 Microchip Technology Inc. DS41288F-page 185
PIC16F610/616/16HV610/616
FIGURE 16-29 : PIC16HV 61 0/61 6 IPD COMPARATOR (BOTH ON) vs. VDD
FIGURE 16-30 : PIC16HV 61 0/61 6 IPD WDT vs. VDD
FIGURE 16-31 : PIC16HV 61 0/61 6 IPD BOR vs. VDD
0
100
200
300
400
500
600
VDD (V)
IPD CMP (µA)
5
13
4
2
Typical
Maximum
Typical: S tatistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
50
100
150
200
250
300
350
400
VDD (V)
IPD WD T (µA )
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst -Case T emp) + 3
σ
(-40°C to 125°C)
100
150
200
250
300
350
400
VDD (V)
IPD BOR (µA)
5
342
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Wor st-C ase Temp) + 3
σ
(-40°C to 125°C)
PIC16F610/616/16HV610/616
DS41288F-page 186 © 2009 Microchip Technology Inc.
FIGURE 16-32 : PIC16HV 61 0/61 6 IPD CVREF (LOW RANGE) vs. VDD
FIGURE 16-33 : PIC16HV 61 0/61 6 IPD CVREF (HI RANGE) vs. VDD
FIGURE 16-34 : PIC16HV 61 0/61 6 IPD T1OSC vs. VDD
0
100
200
300
400
500
VDD (V)
IPD CVREF (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
VDD (V)
IPD CVREF (µA)
0
100
200
300
400
500
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3
σ
(-40°C to 125°C)
0
50
100
150
200
250
300
350
400
VDD (V)
IPD T1OSC (µA)
5
13
4
2
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Cas e Temp) + 3
σ
(-40°C to 125°C)
© 2009 Microchip Technology Inc. DS41288F-page 187
PIC16F610/616/16HV610/616
FIGURE 16-35 : PIC16HV 61 6 IPD A/D vs. VDD
FIGURE 16-36 : VOL vs. IOL OVER TEMPERATURE (VDD = 3.0V)
0
50
100
150
200
250
300
350
400
VDD (V)
IPD A2D (µA)
5
342
Typical
Maximum
Typical: Statistical Mean @25°C
Maximum: Mean (Worst -Case T emp) + 3
σ
(-40°C to 125°C)
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0
IOL (mA)
VOL (V)
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 125°C) Max. 125°C
Min. -40°C
Max. 85°C
Typical 25°C
PIC16F610/616/16HV610/616
DS41288F-page 188 © 2009 Microchip Technology Inc.
FIGURE 16-37 : VOL vs. IOL OVER TEMPERATURE (VDD = 5.0V)
FIGURE 16-38 : VOH vs. IOH OVER TEMPERATURE (VDD = 3.0V)
Typical: Statistical Mean @25°C
Maximum: Mean (Wor st-C ase Temp) + 3σ
(-40°C to 125°C)
0.00
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0
IOL (mA)
VOL (V)
Max. 85°C
Typ. 25°C
Min. -40°C
Max. 125°C
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
-4.0-3.5-3.0-2.5-2.0-1.5-1.0-0.50.0 IOH (mA)
VOH (V)
Typ. 25°C
Max. -40°C
Min. 125°C
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 125°C)
© 2009 Microchip Technology Inc. DS41288F-page 189
PIC16F610/616/16HV610/616
FIGURE 16-39 : VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V)
FIGURE 16-40: TTL INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE
3.0
3.5
4.0
4.5
5.0
5.5
-5.0-4.5-4.0-3.5-3.0-2.5-2.0-1.5-1.0-0.50.0 IOH (mA)
VOH (V)
Max. -40°C
Typ. 25°C
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 125°C)
Min. 125°C
0.5
0.7
0.9
1.1
1.3
1.5
1.7
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
VIN (V)
Typ. 25°C
Max. -40°C
Min. 125°C
Typical: Statistical Mean @25°C
Maximum: Mean (Wors t-Ca se Temp ) + 3σ
(-40°C to 125°C)
PIC16F610/616/16HV610/616
DS41288F-page 190 © 2009 Microchip Technology Inc.
FIGURE 16-41: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE
FIGURE 16-42: TYPICAL HFINTOSC START-UP TIMES vs. VDD OVER TEMPERATURE
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
VIN (V)
VIH Max. 125°C
VIH Min. -40°C
VIL Min. 125°C
VIL Max. -40°C
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 125°C)
0
2
4
6
8
10
12
14
16
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Time (µs)
85°C
25°C
-40°C
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 125°C)
© 2009 Microchip Technology Inc. DS41288F-page 191
PIC16F610/616/16HV610/616
FIGURE 16-43: MAXIMUM HFINTOSC START-UP TIMES vs. VDD OVER TEMPERATURE
FIGURE 16-44: MINIMUM HFINTOSC START-UP TIMES vs. VDD OVER TEMPERATURE
0
5
10
15
20
25
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Time (µs)
-40°C
85°C
25°C
Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 125°C)
0
1
2
3
4
5
6
7
8
9
10
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Time (μs)
-40°C
25°C
85°C
Typical: Statistical Mean @25°C
Maximum: Mean (Worst -Case T emp) + 3σ
(-40°C to 125°C)
PIC16F610/616/16HV610/616
DS41288F-page 192 © 2009 Microchip Technology Inc.
FIGURE 16-45: TYPICAL HFINTOSC FREQUE NCY CHANGE vs. VDD (25°C)
FIGURE 16-46: TYPICAL HFINTOSC FREQUE NCY CHANGE vs. VDD (85°C)
-5
-4
-3
-2
-1
0
1
2
3
4
5
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Change fr om Calibration (%)
-5
-4
-3
-2
-1
0
1
2
3
4
5
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Change fr om Calibration (%)
© 2009 Microchip Technology Inc. DS41288F-page 193
PIC16F610/616/16HV610/616
FIGURE 16-47: TYPICAL HFINTOSC FREQUENCY CHANGE vs. VDD (125°C)
FIGURE 16-48: TYPICAL HFINTOSC FREQUENCY CHANGE vs. VDD (-40°C)
-5
-4
-3
-2
-1
0
1
2
3
4
5
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Change from Calibration (%)
-5
-4
-3
-2
-1
0
1
2
3
4
5
2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
Change from Calibration (%)
PIC16F610/616/16HV610/616
DS41288F-page 194 © 2009 Microchip Technology Inc.
FIGURE 16-49: 0.6V REFERENCE VOLTAGE vs. TEMP (TYPICAL)
FIGURE 16-50: 1.2V REFERENCE VOLTAGE vs. TEMP (TYPICAL)
FIGURE 16-51: SHUNT REGULATOR VOLTAGE vs. INPUT CURRENT (TYPICAL)
0.56
0.57
0.58
0.59
0.6
0.61
-60 -40 -20 0 20 40 60 80 100 120 140
Temp (C)
Reference Voltage (V)
2.5V
4V
5V
5.5V
3V
1.2
1.21
1.22
1.23
1.24
1.25
1.26
-60 -40 -20 0 20 40 60 80 100 120 140
Temp (C)
Reference Voltage (V)
2.5V
3V
4V
5V
5.5V
4.96
4.98
5
5.02
5.04
5.06
5.08
5.1
5.12
5.14
5.16
01020 304050 60
Input Current (mA)
Shunt Regulator Voltage (V)
25°C
85°C
125°C
-40°C
© 2009 Microchip Technology Inc. DS41288F-page 195
PIC16F610/616/16HV610/616
FIGURE 16-52: SHUNT REGULATOR VOLTAGE vs. TEMP (TYPICAL)
FIGURE 16-53: COMPARATOR RESPONSE TIME (RISING EDGE)
4.96
4.98
5
5.02
5.04
5.06
5.08
5.1
5.12
5.14
5.16
-60 -40 -20 0 20 40 60 80 100 120 140
Temp (C)
Shunt Regulator Voltage (V)
50 mA
40 mA
20 mA
15 mA
10 mA
4 mA
0
100
200
300
400
500
600
700
800
900
1000
2.0 2.5 4.0 5.5
VDD (V)
Resp on s e Ti m e (nS)
Note:
V- input = Transition from Vcm + 100mV to Vcm - 20mV
V+ input = Vcm
Vcm = (VDD - 1.5V)/2
Min. -40°C
Typ. 25°C
Max. 85°C
Max. 125°C
PIC16F610/616/16HV610/616
DS41288F-page 196 © 2009 Microchip Technology Inc.
FIGURE 16-54 : COMPARATOR RESPONSE TIME (FALLING EDGE)
FIGURE 16-55: WDT TIME-OUT PERIOD vs. VDD OVER TEMPERATURE
0
100
200
300
400
500
600
700
800
900
1000
2.0 2.5 4.0 5.5
VDD (V)
Response Time (nS)
Max. 85°C
Typ. 25°C
Min. -40°C
Max. 125°C
Note:
V- input = Transition from VCM - 100MV to VCM + 20MV
V+ input = VCM
VCM = (VDD - 1.5V)/2
5
10
15
20
25
30
35
40
45
50
55
1.5 2 2.5 3 3.5 4 4.5 5 5.5 6
VDD (V)
Time (ms)
-40°C
25°C
85°C
125°C
© 2009 Microchip Technology Inc. DS41288F-page 197
PIC16F610/616/16HV610/616
17.0 PACKAGING INFORMATION
17.1 Package Marking Information
*St an dar d PI C® de vice m arking consist s of Microchip p art numb er, ye ar code, w eek co de, and trac eabil ity
code. For PIC® device marking beyond this, certain price adders apply. Please check with your
Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.
14-Lead PDIP
XXXXXXXXXXXXXX
XXXXXXXXXXXXXX
YYWWNNN
Example
PIC16F616
0610017
14-Lead SOIC (.150”)
XXXXXXXXXXX
XXXXXXXXXXX
YYWWNNN
Example
PIC16F616-E
0610017
14-Lead TSSOP
XXXXXXXX
YYWW
NNN
Example
XXXX/ST
0610
017
Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
*This package is Pb-free. The Pb-free JEDEC designator ( )
can be found on the outer packaging for this package.
Note: In the event the full Micro chip pa rt num ber can not be ma rked on on e line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
3
e
3
e
XXXXXXX
16-Lead QFN
XXXXXXX
YYWWNNN
16F616
Example
-I/ML
0610017
-I/P
3
e
PIC16F610/616/16HV610/616
DS41288F-page 198 © 2009 Microchip Technology Inc.
17.2 Package Details
The following sections give the technical details of the packages.


  !"#$%!&'(!%&! %(%")%%%"
 *$%+% %
, &  "-"%!"&"$ %!  "$ %!   %#". "
 & "%-/0
1+21 & %#%! ))%!%% 
 3%& %!%4") '  %4$%%"%
%%255)))&&54
6% 7+8-
& 9&% 7 7: ;
7!&($ 7 
% 1+
%% < < 
""44  0 , 0
1 %%  0 < <
!"%!"="% -  , ,0
""4="% -  0 >
:9% ,0 0 0
%% 9 0 , 0
9"4 >  0
69"="% ( 0 ? 
9)9"="% (  > 
:)* 1 < < ,
N
E1
D
NOTE 1
123
E
c
eB
A2
L
A
A1
b1
be
  ) +01
© 2009 Microchip Technology Inc. DS41288F-page 199
PIC16F610/616/16HV610/616
!"!##$%&'!"(

  !"#$%!&'(!%&! %(%")%%%"
 *$%+% %
, &  "-"%!"&"$ %!  "$ %!   %#"0&& "
 & "%-/0
1+2 1 & %#%! ))%!%% 
-32 $& '! !)%!%%'$$&%!  
 3%& %!%4") '  %4$%%"%
%%255)))&&54
6% 99--
& 9&% 7 7: ;
7!&($ 7 
% 1+
:8% < < 0
""44  0 < <
%"$$*   < 0
:="% - ?1+
""4="% - ,1+
:9% >?01+
+&$@%A 0 < 0
3%9% 9  < 
3%% 9 -3
3% IB < >B
9"4  < 0
9"="% ( , < 0
"$% D0B < 0B
"$%1%%& E0B < 0B
NOTE 1
N
D
E
E1
123
b
e
A
A1
A2
L
L1
c
h
hα
β
φ
  ) +?01
PIC16F610/616/16HV610/616
DS41288F-page 200 © 2009 Microchip Technology Inc.
 3%& %!%4") '  %4$%%"%
%%255)))&&54
© 2009 Microchip Technology Inc. DS41288F-page 201
PIC16F610/616/16HV610/616
)*!*#+!"!)&)!!"

  !"#$%!&'(!%&! %(%")%%%"
 &  "-"%!"&"$ %!  "$ %!   %#"0&& "
, & "%-/0
1+2 1 & %#%! ))%!%% 
-32 $& '! !)%!%%'$$&%!  
 3%& %!%4") '  %4$%%"%
%%255)))&&54
6% 99--
& 9&% 7 7: ;
7!&($ 7 
% ?01+
:8% < < 
""44  >  0
%"$$  0 < 0
:="% - ?1+
""4="% - ,  0
""49%  0 0
3%9% 9 0 ? 0
3%% 9 -3
3% IB < >B
9"4  < 
9"="% (  < ,
NOTE 1
D
N
E
E1
12
e
b
c
A
A1
A2
L1 L
φ
  ) +>1
PIC16F610/616/16HV610/616
DS41288F-page 202 © 2009 Microchip Technology Inc.
,-.%+/011&'-.

  !"#$%!&'(!%&! %(%")%%%"
 4  ) !%"
, & "%-/0
1+2 1 & %#%! ))%!%% 
-32 $& '! !)%!%%'$$&%!  
 3%& %!%4") '  %4$%%"%
%%255)))&&54
6% 99--
& 9&% 7 7: ;
7!&($ 7 ?
% ?01+
:8% >  
%"$$    0
+%%4 , -3
:="% - 1+
-# ""="% - 0 ?0 >
:9% 1+
-# ""9%  0 ?0 >
+%%="% ( 0 , ,0
+%%9% 9 ,  0
+%%%-# "" C  < <
D
E
N
2
1
EXPOSED
PAD
D2
E2
2
1
e
b
K
N
NOTE 1
A3
A1
A
L
TOP VIEW BOTTOM VIEW
  ) +1
© 2009 Microchip Technology Inc. DS41288F-page 203
PIC16F610/616/16HV610/616
 3%& %!%4") '  %4$%%"%
%%255)))&&54
PIC16F610/616/16HV610/616
DS41288F-page 204 © 2009 Microchip Technology Inc.
NOTES:
© 2009 Microchip Technology Inc. DS41288F-page 205
PIC16F610/616/16HV610/616
APPENDIX A: DATA SHE ET
REVISION HISTORY
Revision A
This is a new data sheet.
Revision B (12/06)
Added PIC16F610/16HV610 parts.
Replaced Package Drawings.
Revision C (03/2007)
Replaced Package Drawings (Rev. AM); Replaced
Development Support Section; Revised Product ID
System.
Revision D (06/2008)
Added Graphs; Revised 28-Pin ICD Pinout, Electrical
Specifications Section; Package Details.
Revision E (09/2009)
Added section 15.13 (High Temperature Operation) to
the Electrical Specifications Chapter; Other minor
corrections.
Revision F (11/2009)
Updated Figure 16-52.
PIC16F610/616/16HV610/616
DS41288F-page 206 © 2009 Microchip Technology Inc.
APPENDIX B: MIGRATING FROM
OTHER PIC®
DEVICES
This discusses some of the issues in migrating from
other PIC® devices to the PIC16F6XX Family of
devices.
B.1 PIC16F676 to PIC16F610/616/16HV610/616
TABLE B-1: FEATURE COMPARISON
Feature PIC16F676 PIC16F610/16HV610 PIC16F616/16HV616
Max Operating Speed 20 MHz 20 MH z 20 MHz
Max Program Memory (Words) 1024 1024 2048
SRAM (bytes) 64 64 128
A/D Resolution 10-bit None 10-bit
Timers ( 8/16-bi t) 1/1 1/1 2/1
Oscillator Modes 8 8 8
Brown-out Reset Y Y Y
Internal Pull -ups RA0/1/2/ 4/5 RA0/1/2/4 /5, MCLR RA0/1/2/4/5, MCLR
Interrupt-on-change RA0/1/2/3/4/5 RA0/1/2/3/4/5 RA0/1/2/3/4/5
Comparator 1 2 2
ECCP N N Y
INTOSC Frequencies 4 MHz 4/8 MHz 4/8 MHz
Internal Shunt Regulator N Y (PIC16HV610) Y (PIC16HV616)
Note: This device has been designed to perform
to the parameters of its data sheet. It has
been tested to an electrical specification
designed to determine its conformance
with these parameters. Due to process
differences in the manufacture of this
device, this device may have different
performance characteristics than its earlier
version. Th ese differenc es m ay cause this
device to perform differently in your
application than the earlier version of this
device.
© 2009 Microchip Technology Inc. DS41288F-page 207
PIC16F610/616/16HV610/616
INDEX
A
A/D Specifications....................................................165, 166
Absolute Maximum Ratings..............................................143
AC Characteristics
Industrial and Extended............................................157
Load Conditions.................... .. ....... .. .... .. .. .. ....... .. .. ....156
ADC ....................................................................................73
Acquisition Requirements ..................................... .... ..81
Associ a te d registers................................... .................83
Block Diag ram................... ............... ..................... ......73
Calculating Acquisition Time.......................................81
Channel Selection.................................... .... ......... .. ....74
Configuration...............................................................74
Configuring Interrupt...................................................76
Conversi o n Clo ck............ ............... ..................... ........74
Conversion Procedure ....................... .... .... ......... .... .. ..76
Internal Sampling Switch (RSS) Impedance................81
Interrupts.....................................................................75
Operation....................................................................76
Operation During Sleep ..............................................76
Port Configuration.......................................................74
Reference Voltage (VREF)...........................................74
Result For matting............ ............... ..................... ........75
Source Impedance................................... .... ............. ..81
Special Event Trigger..................................................76
Starting an A/D Conversion ........................................75
ADCON0 Register ...............................................................78
ADCON1 Register ...............................................................79
ADRESH Register (ADFM = 0)...........................................80
ADRESH Register (ADFM = 1)...........................................80
ADRESL Register (ADFM = 0)............................................80
ADRESL Register (ADFM = 1)............................................80
Analog-to-Digital Converter. See AD C
ANSEL Register..................................................................34
Assembler
MPASM Assembler...................................................140
B
Block Diagrams
(CCP) Capture Mode Operation .................................86
ADC ............................................................................73
ADC Transfer Function...............................................82
Analog Input Model...............................................64, 82
CCP PWM...................................................................90
Clock Source...............................................................27
Comparator C1 ................. ..................... ............... ......58
Comparator C2 ................. ..................... ............... ......58
Compare Mode Operation .................................... .... ..88
Crystal Operation........................................................29
External RC Mode.......................................................30
In-Circuit Serial Programming Connections..............126
Inter rupt Logic....................... ..................... ...............119
MCLR Circuit................... ..................... .....................112
On-Chip Rese t Circuit.......................... ............... ......111
PIC16F610/16HV610....................................................9
PIC16F616/16HV616..................................................10
PWM (Enhanced)........................................................93
RA0 and RA1 Pins......................................................36
RA2 Pins.....................................................................37
RA3 Pin .......................................................................38
RA4 Pin .......................................................................39
RA5 Pin .......................................................................40
RC0 and RC1 Pins............................... .... .. .. ....... .. .... ..43
RC2 and RC3 Pins........................ .. .. .. ..... .... .. .. .. .. .. .. .. 43
RC4 Pin...................................................................... 44
RC5 Pin...................................................................... 44
Resonator Operation.................................................. 29
Timer1 ........................................................................ 49
Timer2 ........................................................................ 55
TMR0/WDT Prescaler ................................................ 45
Watchdog Timer .......................... .. .... ......... .. .... .... .. .. 122
Brown-out Reset (BOR).................................................... 113
Associated Registers................................................ 114
Specifications ........................................................... 161
Timing and Characteristics................................. .... .. 160
C
C Compilers
MPLAB C18.............................................................. 140
Calibration Bits.................................................................. 111
Capture Module. See Enhanced Capture/Compare/PWM
(ECCP)
Capture/Compare/PWM (CCP)
Associated registers w/ Capture/Compare/PWM 87, 89,
105
Capture Mode............................................................. 86
CCP1 Pin Configuration ............................................. 86
Compare Mode........................................................... 88
CCP1 Pin Configuration ..................................... 88
Softwar e In terrupt Mode................... ............ 86, 88
Special Event Trigger......................................... 88
Timer1 Mode Selection................................. 86, 88
Prescaler .................................................................... 86
PWM Mode................................ ..................... ............ 90
Duty Cycle.......................................................... 91
Effects of Reset.................................................. 92
Example PWM Frequencies and Resolutions, 20
MHz............................................................ 91
Example PWM Frequencies and Resolutions, 8
MHz............................................................ 91
Operation in Sleep Mode................................ .. .. 92
Setup for Operation............................................ 92
System Clock Frequency Changes. ................... 92
PWM Period ............................................................... 91
Setup for PWM Operation .......................................... 92
CCP1CON (Enhanced) Register................................ .... .... 85
Clock Sources
External Modes........................................................... 28
EC ...................................................................... 28
HS ...................................................................... 29
LP....................................................................... 29
OST.................................................................... 28
RC ...................................................................... 30
XT....................................................................... 29
Internal Modes............................................................ 30
INTOSC.............................................................. 30
INTOSCIO.......................................................... 30
CM1CON0 Register.............. ............... ............... ................ 62
CM2CON0 Register.............. ............... ............... ................ 63
CM2CON1 Register.............. ............... ............... ................ 65
Code Examples
A/D Conver sion ........ ..................... ............... .............. 77
Assign i n g Prescale r to Timer0.................................... 46
Assigning Prescaler to WDT....................................... 46
Changing Between Capture Prescalers ..................... 86
Indir ect Add ress i n g...... ..... ...... ...... ...... .. ......... ...... ...... . 24
Init i a li zi n g PORT A ....... ..... ...... ...... ...... ..... ...... ...... ...... . 33
PIC16F610/616/16HV610/616
DS41288F-page 208 © 2009 Microchip Technology Inc.
Initializing PORTC.......................................................42
Saving Status and W Registers in RAM ...................121
Code Protection ................................................................125
Comparator
C2OUT as T1 Gate............................ ..................... ....65
Operation ....................................................................57
Operation During Sleep ..............................................61
Response Time............................... ........... ...... .... .......59
Synchronizing COUT w/Timer1 ..................................65
Comparator Analog Input Connection Considerations........64
Comparator Hysteresis .... ............... ..................... ...............66
Comparator Module ........... ....... .. .... .. .... .. ....... .... .. .... .. ....... ..57
Associ a te d registers........ ........................... .................67
C1 Output State Versus Input Conditions...................59
Comparator Voltage Reference (CVREF)............................70
Effects of a Reset........................................................61
Comparator Voltage Reference (CVREF)
Response Time............................... ........... ...... .... .......59
Comparator Voltage Reference (CVREF)
Specifications............................................................164
Comparators
C2OUT as T1 Gate............................ ..................... ....50
Effects of a Reset........................................................61
Specifications............................................................164
Compare Module. See Enhanced Capture/Compare/PWM
(ECCP)
CONFIG Regi ster..... ..................... ..................... ...............110
Configuration Bits..............................................................109
CPU Features ...................................................................109
Customer Change Notification Service .............................211
Custome r Notification Ser vice........... ............... ............... ..211
Customer Support............................... .... ............. .... .........211
D
Data Memory.......................................................................14
DC and AC Characteristics
Graphs and Tables ...................................................173
DC Characteristics
Extended and Industrial. ...................................153, 154
Industrial and Extended............................................146
Development Support . ......................................................139
Device Overview...................................................................9
E
ECCP. See Enh anced Capture/Compare/ PW M
ECCPAS Register......................... ..................... ...............102
Effects of Reset
PWM mode........................... ..................... .................92
Electrical Specifications ....................................................143
Enhanced Capture/Compare/PWM...................... .. .... .........85
Enhanced Capture/Compare/PWM (ECCP)
Enhanced PWM Mode..................................... .... .......93
Auto-Restart......................................................103
Auto-shutdown..................................................102
Direction Change in Full-Bridge Output Mode ....99
Full-Bridge Application........................................97
Full-Bridge Mode.................................................97
Half-Bridge Application .......................................96
Half-Bridge Application Examples .....................104
Half-Bridge Mode................................................96
Output Relationships (Active-High and Active-Low)
94
Output Re latio n ships Diagram.......................... ..95
Programmable Dead Band Delay .....................104
Shoot-through Current......................................104
Start- u p Co nsid e r a tions................... ............... ..101
Specifications ........................................................... 163
Time r R e so u r ces ....... ...... ...... ..... ...... ...... ...... ..... ...... ... 85
Errata.................................................................................... 8
F
Firmware Instructions ....................................................... 129
Fuses. See Configuration Bits
G
General Purpose Register File ....................................... .... 14
H
High Tempera ture Operation................. .............. ............. 168
I
ID Loc a t i o n s...... ...... ..... ...... ...... ...... ..... .......... ...... ..... ...... ... 125
In-Circuit Debugger ........................................................... 126
In-Circuit Serial Programming (ICSP)............................... 126
Indirect Addressing, INDF and FSR registers . .................... 24
Instruction Format............................................................. 129
Instr uctio n Se t........... ..... ...... ...... .. ..... ...... ...... ...... ..... .. ...... . 129
ADDLW..................................................................... 131
ADDWF..................................................................... 131
ANDLW..................................................................... 131
ANDWF..................................................................... 131
MOVF ....................................................................... 134
BCF .......................................................................... 131
BSF........................................................................... 131
BTFSC...................................................................... 131
BTFSS...................................................................... 132
CALL......................................................................... 132
CLRF ........................................................................ 132
CLRW....................................................................... 132
CLRWDT .................................................................. 132
COMF....................................................................... 132
DECF........................................................................ 132
DECFSZ ................................................................... 133
GOTO ....................................................................... 133
INCF ......................................................................... 133
INCFSZ..................................................................... 133
IORLW...................................................................... 133
IORWF...................................................................... 133
MOVLW.................................................................... 134
MOVWF.................................................................... 134
NOP.......................................................................... 134
RETFIE..................................................................... 135
RETLW..................................................................... 135
RETURN................................................................... 135
RLF........................................................................... 136
RRF .......................................................................... 136
SLEEP...................................................................... 136
SUBLW..................................................................... 136
SUBWF..................................................................... 137
SWAPF..................................................................... 137
XORLW .................................................................... 137
XORWF .................................................................... 137
Summary Ta b l e...... ..................... ........................... .. 130
INTCON Register................................................................ 20
Internal Oscillator Block
INTOSC
Spec i fi c a t i o n s ........ ...... ..... ...... .. ...... ...... .... 158 , 1 5 9
Internal Sampling Switch (RSS) Impedance ........................ 81
Internet Address .. .................................. ........................... 211
Interrupts........................................................................... 118
ADC............................................................................ 76
Associated Registers................................................ 120
© 2009 Microchip Technology Inc. DS41288F-page 209
PIC16F610/616/16HV610/616
Context Saving..........................................................121
Interrupt-on-Change....................................................34
PORTA Interrupt-on-C hange ....................................119
RA2/INT....................................................................118
Timer0.......................................................................119
TMR1..........................................................................51
INTOSC Specifications .............................................158, 159
IOCA Register............... ..................... ..................... ............35
L
Load Conditions....... .. ....... .. .. .... .. .. .. ....... .. .... .. .. .. ....... .. .. ....156
M
MCLR................................................................................112
Internal......................................................................112
Memory Organization..........................................................13
Data ............................................................................14
Program......................................................................13
Microc h i p In ternet Web Sit e.... ........................... ...............211
Migra tin g from other PI C Devices................ .....................206
MPLAB ASM30 Assembler, Linker, Librarian ...................140
MPLAB Integrated Development Environment Software..139
MPLAB PM3 Device Programmer ....................................142
MPLAB REA L IC E In -Circuit Em u l a tor System............. ....141
MPLINK Object Linker/MPL IB Objec t Librarian........ ........140
O
OPCODE Fiel d Descr ip tions...................... ............... ........129
Operational Amplifier (OPA) Module
AC Specifications......................................................165
OPTION Register..........................................................19, 47
Oscillator
Associ a te d registers................................... ...........31, 54
Oscillator Module ................................................................27
EC...............................................................................27
HS...............................................................................27
INTOSC ......................................................................27
INTOSCIO...................................................................27
LP................................................................................27
RC...............................................................................27
RCIO...........................................................................27
XT ...............................................................................27
Oscillator Parameters .......................................................158
Oscillator Specifications....................................................157
Oscillator Start-up Timer (OST)
Specifications............................................................161
OSCTUNE Regis te r... ............... ..................... .....................31
P
P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/PWM
(ECCP)........................................................................93
Packaging .........................................................................197
Marking.....................................................................197
PDIP Details..............................................................198
PCL and PCLATH...............................................................24
Stack...........................................................................24
PCON Register...........................................................23, 114
PIE1 Register......................................................................21
Pin Diagram
PDIP, SOIC, TSSOP..... ........................... .................4, 5
QFN ..........................................................................6, 7
Pinout Descriptions
PIC16F610/16HV610..................................................11
PIC16F616/16HV616..................................................12
PIR1 Regi ster............. ..................... ..................... ...............22
PORTA................................................................................33
Additional Pin Functions............................................. 34
ANSE L R e g i st e r ...... . .. ...... ...... ...... . ...... ...... ...... ... 34
Interrupt-on-Change........................................... 34
Wea k Pu l l - U p s... ...... ..... ...... ...... .. ..... ...... ...... ...... . 34
Associ a te d registers............................ ....................... 41
Pin Descriptions and Diagrams .................................. 36
RA0............................................................................. 36
RA1............................................................................. 36
RA2............................................................................. 37
RA3............................................................................. 38
RA4............................................................................. 39
RA5............................................................................. 40
Specifications ........................................................... 159
PORTA Register................................................................. 33
PORTC............................................................................... 42
Associ a te d registers............................ ....................... 44
P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/
PWM (ECCP)............................ ..................... .... 42
Specifications ........................................................... 159
PORTC Register................................................................. 42
Power-Down Mode (Sleep)............................................... 124
Power-on Reset (POR)..................................................... 112
Power-up Timer (PWRT).................................................. 112
Specifications ........................................................... 161
Precisio n In ternal Oscilla to r Parameter s........ .............. .... 159
Prescaler
Shared WDT/Timer0................................................... 46
Switching Prescaler Assignment................................ 46
Program Memory................................................................ 13
Map and Stack (PIC16F610/16HV610)...................... 13
Map and Stack (PIC16F616/16HV616)...................... 13
Prog r a mming , D e v i ce In stru c ti o ns........ ...... ..... .. ...... ...... .. . 129
PWM Mode. See Enh anced Captur e/Compare/ PWM........ 93
PWM1CON Register......................................................... 105
R
Reader Response............................................................. 212
Read-Modify-Write Operations......................................... 129
Registers
ADCON0 (ADC Control 0).......................................... 78
ADCON1 (ADC Control 1).......................................... 79
ADRESH (ADC Result High) wi th ADFM = 0)............ 80
ADRESH (ADC Result High) wi th ADFM = 1)............ 80
ADRESL (ADC Result Low) with ADFM = 0).............. 80
ADRESL (ADC Result Low) with ADFM = 1).............. 80
ANSEL (Analog Select).............................................. 34
CCP1CON (Enhanced CCP1 Control) ....................... 85
CM1CON0 (C1 Control) ............................................. 62
CM2CON0 (C2 Control) ............................................. 63
CM2CON1 (C2 Control) ............................................. 65
CONFIG (Configuration Word)................................. 110
Data Memory Map (PIC16F610/16HV610) ................ 15
Data Memory Map (PIC16F616/16HV616) ................ 15
ECCPAS (Enhanced CCP Auto-shutdown Control). 102
INTC ON (I n te r rupt Control) ...... ...... ...... ......... .......... ... 2 0
IOCA (Interrupt-on-Change PORTA).......................... 35
OPTION_REG (OPTION)..................................... 19, 47
OSCTUNE (Oscillator Tuning ).................................. .. 31
PCON (Power Control Register)................................. 23
PCON (Power Control)............................................. 114
PIE1 (Peripheral Interrupt Enable 1) .......................... 21
PIR1 (Peripheral Interrupt Register 1)........................ 22
PORTA....................................................................... 33
PORTC....................................................................... 42
PWM1CON (Enhanced PWM Control)..................... 105
Reset Values..................... ..................... .................. 116
PIC16F610/616/16HV610/616
DS41288F-page 210 © 2009 Microchip Technology Inc.
Reset Values (special registers)...............................117
Special Function Registers .........................................14
Special Register Summary .........................................17
SRCON0 (SR Latch Control 0) ...................................69
SRCON1 (SR Latch Control 1) ...................................69
STATUS......................................................................18
T1CON........................................................................52
T2CON........................................................................56
TRISA (Tri-State PORTA)...........................................33
TRISC (Tr i-State PORTC) ............................. .............42
VRCON (Voltage Reference Control) .........................72
WPUA (Weak Pull Up PORTA).............. .............. .......35
Reset.................................................................................111
Revision History................................................................205
S
Shoot-through Current ......................................................104
Sleep
Power-Down Mode ...................................................124
Wake-up....................................................................124
Wake-up using Interrupts..........................................124
Softwa re Simulator ( MP L AB SIM)..... ........................... .....141
Special Event Trigger..........................................................76
Special Function Registers .................................................14
SRCON0 Register...............................................................69
SRCON1 Register...............................................................69
STATUS Regi ster....... ..................... ..................... ...............18
T
T1CON Regis te r... .............. ..................... ..................... .......52
T2CON Regis te r... .............. ..................... ..................... .......56
Thermal Considerations....................................................155
Time-out Sequence.................................................... .......114
Timer0.................................................................................45
Associ a te d Re gisters.................... ..................... .........47
External Clock.............................................................46
Interrupt.......................................................................47
Operation ....................................................................45
Specifications............................................................162
T0CKI..........................................................................46
Timer1.................................................................................49
Associ a te d registers........ ........................... .................54
Asynchronous Counter Mode .....................................50
Reading and Writing ....... .. .. .. .. ....... .. .. .. .. .. .. ....... ..50
Interrupt.......................................................................51
Modes of Operation .................. .... .. ......... .... .... .... .......49
Operation ....................................................................49
Operation During Sleep ..............................................51
Oscillator.....................................................................50
Prescaler.....................................................................50
Specifications............................................................162
Timer1 Gate
Inverting Gate .....................................................51
Selectin g So u rce............. ..................... .........50, 65
SR Latch.............................................................68
Sync h ro n i zi n g C OUT w/ Ti mer1 ........ ...... .. ..... .....65
TMR1H Register.........................................................49
TMR1L Register..........................................................49
Timer2
Associ a te d registers........ ........................... .................56
Timers
Timer1
T1CON................................................................52
Timer2
T2CON................................................................56
Timing Diagrams
A/D Conver sion....... ..................... .............. ...............167
A/D Conversion (Sleep Mode).................................. 167
Brown-out Reset (BOR)............................................ 160
Brown-out Reset Situations...................................... 113
CLKOUT and I/O ...................................................... 159
Clock Timing............................................................. 157
Comparator Output..................................................... 57
Enhanced Capture/Compare/PWM (ECCP)............. 163
Full-Bridge PWM Output............................................. 98
Half-Bridge PWM Output.................................... 96, 104
INT Pin Interrupt ....................................................... 120
PWM Auto-shutdown
Auto-restart Enabled......................................... 103
Firm w a r e Rest a rt... .. ...... ..... ...... ...... ...... ..... ...... . 10 3
PWM Direction Change....................... .... .. ........... .... .. 99
PWM Direction Change at Near 100% Duty Cycle... 100
PWM Output (A ctive-High)................ ............... .......... 94
PWM Output (A ctive-Low)..................... ..................... 95
Reset, WDT, OST and Power-up Timer................... 160
Time-out Sequence
Case 1.............................................................. 115
Case 2.............................................................. 115
Case 3.............................................................. 115
Timer0 and Timer1 External Clock........................... 162
Timer1 Incrementing Edge.........................................52
Wake-up from Interrupt ............................................. 125
Timing Parameter Symbology .......................................... 156
TRISA................................................................................. 33
TRISA Register................................................................... 33
TRISC................................................................................. 42
TRISC Regist e r.... ..................... ............... ............... ............ 42
V
Voltage Reference (VR)
Specifications ........................................................... 164
Voltage Reference. See Comparator Voltage Reference
(CVREF)
Voltage References
Associ a te d registers ............. ..................... ................. 67
VP6 Stabilization ........ ......................... ....................... 71
VREF. SEE ADC Reference Voltage
W
Wake-up Using Interrupts................................................. 124
Watchdog Timer (WDT).................................................... 122
Associ a te d registers ............. ..................... ............... 123
Specifications ........................................................... 161
WPUA Regist e r................. ..................... .............. ............... 35
WWW Address .. .................................. ............................. 211
WWW, On-Line Support....................................................... 8
© 2009 Microchip Technology Inc. DS41288F-page 211
PIC16F610/616/16HV610/616
THE MICROCHIP WEB SITE
Microc hip pro vides onl ine s upport v ia our W WW site at
www.microchip.c om . Thi s web si te i s us ed as a m ean s
to make files and information easily available to
customers. Accessible by using your favorite Internet
browser, the web site contains the following
information:
Product Support – Data sheets and errata,
application notes and sample programs, design
resources, user’s guides and hardware support
documents, latest software releases and archived
software
General Technical Support – Frequently Asked
Questions (FAQ), technical support requests,
online dis cu ss io n gr oups, Micro chi p con sultant
program member listing
Business of Microchip – Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives
CUSTOMER CHANGE NOTIFICATION
SERVICE
Microchip’s customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specif ied produ ct family or develo pment tool of interes t.
To register, access the Microchip web site at
www.microchip.com, click on Customer Change
Notification and follow the registration instructions.
CUSTOMER SUPP ORT
Users of Microchip products can receive assistance
through several channels:
Distributor or Representative
Local Sales Office
Field Application Engineer (FAE)
Technical Support
Development Systems Information Line
Customers should contact their distributor,
representative or field application engineer (FAE) for
support. Local sales offices are also available to help
customers. A listing of sales offices and locations is
included in the back of this document.
Technical suppo rt is avail able throug h the we b site
at: http://support.microchip.com
PIC16F610/616/16HV610/616
DS41288F-page 212 © 2009 Microchip Technology Inc.
READER RESP ONSE
It is ou r intention to provide you w it h th e b es t documentation possible to e ns ure suc c es sfu l u se of y ou r M icr oc hip pro d-
uct. If y ou w ish to prov ide y our co mmen ts on org aniza tion, c larity, subject matte r, and ways i n wh ich o ur doc ument atio n
can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.
To: Technical Publications Manager
RE: Reader Response Total Pages Sent ________
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________
Application (optional):
Would you like a reply? Y N
Device: Literature Number:
Questions:
FAX: (______) _________ - _________
DS41288FPIC16F610/616/16HV610/616
1. What are the best fe atur es of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
© 2009 Microchip Technology Inc. DS41288F-page 213
PIC16F610/616/16HV610/616
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO. X/XX XXX
PatternPackageTemperature
Range
Device
Device: PIC16F6 10/ 616/16HV 610 /61 6, P IC 16F 61 0/616/16H V6 10/
616T(1)
Temperature
Range: I= -40°C to +85°C (Industrial)
E= -40°C to +125°C (Extended)
H= -40°C to +150°C (High Temp.)(2)
Package: ML = Quad Flat No Leads (QFN)
P = Plastic DIP (PDIP)
SL = 14-lead Small Outline (3.90 mm) (SOIC)
ST = Thin Shrink Small Outline (4.4 mm ) ( TSSOP)
Pattern: QTP, SQTP or ROM Code; S pecial Requirements
(blank oth erwis e )
Examples:
a) PIC16F610-E/P 301 = Extended Temp., PDIP
package, 20 MHz, QTP patter n #301
b) PIC16F616-E/P 301 = Extended Temp., PDIP
package, 20 MHz, QTP patter n #301
c) PIC16HV610-E/P 301 = Extended Temp.,
PDIP package, 20 MHz, QTP pattern #301
d) PIC16HV616-E/P 301 = Extended Temp.,
PDIP package, 20 MHz, QTP pattern #301
e) PIC16F610-I/SL = Industrial Temp., SOIC
package, 20 MHz
f) PIC16F616-I/SL = Industrial Temp., SOIC
package, 20 MHz
g) PIC16HV610-I/SL = Industrial Temp., SOIC
package, 20 MHz
h) PIC16HV616-I/SL = Industrial Temp., SOIC
package, 20 MHz
i) PIC16F610T-E/ST Tape and Reel, Extended
Temp., TSSOP package, 20 MHz
j) PIC16F616T-E/ST Tape and Reel, Extended
Temp., TSSOP package, 20 MHz
k) PIC16HV610T-E/ST Tape and Reel, Extended
Temp., TSSOP package, 20 MHz
l) PIC16HV616T-E/ST Tape and Reel, Extended
Temp., TSSOP package, 20 MHz
m) PIC16F616 - H/SL = High Temp., SOIC pack-
age, 20 MHz.
Note 1: T = in tape and reel for TSSOP, SOIC
and QFN packages only.
2: High Temp. available for PIC16F616 only.
DS41288F-page 214 © 2009 Microchip Technology Inc.
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasc a , IL
Tel: 630-285-0071
Fax: 630-285-0075
Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643
Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387
Los A n ge les
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509
ASIA/PACIFIC
Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049
ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4080
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11 - 4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934
Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069
Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-6578-300
Fax: 886-3-6578-370
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350
EUROPE
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Cop e nha gen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-14 4-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spai n - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08 -91
UK - Wokingham
Tel: 44-118-921- 5869
Fax: 44-118-921-5820
WORLDWIDE SALES AND SERVICE
03/26/09