TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 D D D D D D Wide Range of Supply Voltages 2 V to 8 V Fully Characterized at 3 V and 5 V Very-Low Supply-Current Drain 240 A Typ at 3 V Common-Mode Input Voltage Range Includes Ground High Input Impedance . . . 1012 Typ D D D description Fast Response Time . . . 200 ns Typ for TTL-Level Input Step Extremely Low Input Bias Current 5 pA Typ Output Compatible With TTL, MOS, and CMOS Built-In ESD Protection symbol (each comparator) The TLV2354 consists of four independent, low-power comparators specifically designed for single power-supply applications and operateS with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 240 A. IN + OUT IN - The TLV2354 is designed using the Texas Instruments LinCMOS technology and, therefore, features an extremely high input impedance (typically greater than 1012 ), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2354I is fully characterized for operation from - 40C to 85C. The TLV2354M is fully characterized for operation from - 55C to 125C. The TLV2354 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 1000-V ESD rating using human body model testing. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance. AVAILABLE OPTIONS PACKAGED DEVICES TA VIOmax at 25C SMALL OUTLINE (D) CHIP CARRIER (FK) CERAMIC DIP (J) PLASTIC DIP (N) TSSOP (PW) CERAMIC FLATPACK (W) - 40C to 85C 5 mV TLV2354ID -- -- TLV2354IN TLV2354IPW -- - 55C to 125C 5 mV -- TLV2354MFK TLV2354MJ -- -- TLV2354MW CHIP FORM (Y) TLV2354Y The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR). The PW packages are only available left-ended taped and reeled (e.g., TLV2354IPW). These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LINCMOS is a trademark of Texas Instruments. Copyright 2000, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 TLV2354I D OR N PACKAGE (TOP VIEW) 1OUT 2OUT VDD+ 2IN - 2IN + 1IN - 1IN + 1 14 2 13 3 12 4 11 5 10 6 9 7 8 TLV2354I PW PACKAGE (TOP VIEW) 3OUT 4OUT VDD- /GND 4IN + 4IN - 3IN + 3IN - 1OUT 2OUT VDD+ 2IN- 2IN+ 1IN- 1IN+ TLV2354M J OR W PACKAGE (TOP VIEW) 14 2 13 3 12 4 11 5 10 6 9 7 8 2 13 3 12 4 11 5 10 6 9 7 8 3OUT 4OUT VDD- /GND 4IN+ 4IN- 3IN+ 3IN- TLV2354AM, TLV2354M FK PACKAGE (TOP VIEW) 3OUT 4OUT VDD- /GND 4IN + 4IN - 3IN + 3IN - 2OUT 1OUT NC 3OUT 4OUT 1 14 VDD+ NC 2IN- NC 2IN + 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 1IN- 1IN+ NC 3IN- 3IN + 1OUT 2OUT VDD+ 2IN - 2IN + 1IN - 1IN + 1 NC - No internal connection 2 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 VDD - /GND NC 4IN + NC 4IN - TLV2254, TLV2254Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS GND Common to All Channels VDD equivalent schematic IN + IN - OUT SLCS012C - MAY 1992 - REVISED AUGUST 2000 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 TLV2354Y chip information This chip, when properly assembled, displays characteristics similar to the TLV2354. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform. BONDING PAD ASSIGNMENTS (13) (12) (11) (10) (9) IN + (7) VDD (3) + (1) OUT (6) - IN - + (2) OUT (14) (8) 65 (7) IN + IN - (1) OUT (9) - + (8) (5) IN + (4) IN - (14) - + (13) - (11) OUT IN + (10) IN - (12) (2) (3) (4) (5) GND (6) CHIP THICKNESS: 15 MILS TYPICAL 90 BONDING PADS: 4 x 4 MILS MINIMUM TJmax = 150C TOLERANCES ARE 10%. ALL DIMENSIONS ARE IN MILS. PIN (11) INTERNALLY CONNECTED TO BACKSIDE OF CHIP. 4 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V Input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 to 8 V Output voltage, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V Input current, II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA Output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Duration of output short-circuit current to GND (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . unlimited Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table Operating free-air temperature range, TA: TLV2354I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 40C to 85C TLV2354M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55C to 125C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65C to 150C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package . . . . . . . . . . . . 260C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FK, J, or W package . . . . . . . . . . . . 300C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential voltages, are with respect to network ground. 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal. 3. Short circuits from outputs to VDD can cause excessive heating and eventual device destruction. DISSIPATION RATING TABLE PACKAGE D FK J N PW W TA 25C POWER RATING 950 mW 1375 mW 1375 mW 1150 mW 700 mW 700 mW DERATING FACTOR TA = 85C POWER RATING TA = 125C POWER RATING 7.6 mW/C 11.0 mW/C 11.0 mW/C 9.2 mW/C 5.6 mW/C 5.5 mW/C 494 mW 715 mW 715 mW 598 mW 364 mW 370 mW -- 275 mW 275 mW -- -- 150 mW recommended operating conditions Supply voltage, VDD Common mode input voltage, Common-mode voltage VIC Operating O erating free-air tem temperature erature, TA VDD = 3 V VDD = 5 V MIN MAX 2 8 0 1.75 0 3.75 TLV2354I - 40 85 TLV2354M - 55 125 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 UNIT V V C 5 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 electrical characteristics at specified free-air temperature TLV2354I PARAMETER TA TEST CONDITIONS VIO Input offset voltage IIO Input offset current IIB Input bias current VIC = VICRmin min, See Note 4 VDD = 3 V MIN TYP MAX 25C 1 5 Full range IOH High-level g output current VID = 1 V VOL Low-level output voltage VID = - 1 V V, IOL = 2 mA IOL Low-level output current VID = - 1 V, VOL = 1.5 V IDD Supply current VID = 1 V V, No load 1 5 2 2 25C 0 to 2 0 to 4 Full range 0 to 1.75 0 to 3.75 25C 0.1 1 25C 115 Full range 25C 150 600 6 25C Full range 16 240 400 700 6 500 nA nA 1 300 nA V 0.1 Full range mV pA 5 85C UNIT pA 1 1 25C 5 7 1 85C Common-mode Common mode input voltage range 1 7 25C VICR VDD = 5 V MIN TYP MAX 16 290 700 A mA mA 600 800 A All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is - 40C to 85C. IMPORTANT: See Parameter Measurement Information. NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with VDD = 5 V, 2 V with VDD = 3 V, or below 400 mV with a 10-k resistor between the output and VDD. They can be verified by applying the limit value to the input and checking for the appropriate output state. switching characteristics, VDD = 3 V, TA = 25C PARAMETER Response time TEST CONDITIONS RL = 5.1 k, See Note 5 CL = 15 pF, TLV2354I MIN 100 mV input step with 5-mV 100-mV 5 mV overdrive TYP MAX 640 UNIT ns CL includes probe and jig capacitance. NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses VO = 1 V with VDD = 3 V or when the output crosses VO = 1.4 with VDD = 5 V. switching characteristics, VDD = 5 V, TA = 25C PARAMETER Response time TEST CONDITIONS RL = 5.1 k, See Note 5 CL = 15 pF, TLV2354I MIN TYP 100-mV input step with 5-mV overdrive 650 TTL-level input step 200 MAX UNIT ns CL includes probe and jig capacitance. NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses VO = 1 V with VDD = 3 V or when the output crosses VO = 1.4 with VDD = 5 V. 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 electrical characteristics at specified free-air temperature TLV2354M PARAMETER TA TEST CONDITIONS VIO Input offset voltage IIO Input offset current IIB Input bias current VIC = VICRmin min, See Note 4 VDD = 3 V MIN TYP MAX 25C 1 Full range 25C High-level g output current VID = 1 V VOL Low-level output voltage VID = - 1 V, V IOL = 2 mA IOL Low-level output current VID = - 1 V, VOL = 1.5 V IDD Supply current VID = 1 V V, No load 10 20 25C 0 to 2 0 to 4 Full range 0 to 1.75 0 to 3.75 115 Full range 25C 1 300 150 600 6 25C Full range 16 240 nA nA 0.1 1 25C nA V 0.1 Full range mV pA 5 20 UNIT pA 1 5 25C 5 10 10 25C IOH 1 1 125C Common-mode Common mode input voltage range 5 10 125C VICR VDD = 5 V MIN TYP MAX 400 700 6 16 500 290 700 A mA mA 600 800 A All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is - 55C to 125C. IMPORTANT: See Parameter Measurement Information. NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with VDD = 5 V, 2 V with VDD = 3 V, or below 400 mV with a 10-k resistor between the output and VDD. They can be verified by applying the limit value to the input and checking for the appropriate output state. switching characteristics, VDD = 3 V, TA = 25C PARAMETER Response time TEST CONDITIONS RL = 5.1 k, See Note 5 CL = 100 pF, TLV2354M MIN TYP 100 mV input step with 5-mV 100-mV 5 mV overdrive MAX 1400 UNIT ns CL includes probe and jig capacitance. NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses VO = 1 V with VDD = 3 V or when the output crosses VO = 1.4 with VDD = 5 V. switching characteristics, VDD = 5 V, TA = 25C PARAMETER Response time TEST CONDITIONS RL = 5.1 k, See Note 5 CL = 100 pF, 100-mV input step with 5-mV overdrive TTL-level input step TLV2354M MIN TYP MAX 1300 900 UNIT ns CL includes probe and jig capacitance. NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses VO = 1 V with VDD = 3 V or when the output crosses VO = 1.4 with VDD = 5 V. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 7 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 electrical characteristics at specified free-air temperature, TA = 25C TLV2354Y PARAMETER TEST CONDITIONS VIC = VICRmin, VDD = 3 V MIN TYP MAX See Note 4 Input offset voltage Input offset current 1 1 pA IIB VICR Input bias current 5 5 pA IOH VOL High-level output current Low-level output voltage 5 0 to 2 VID = 1 V VID = - 1 V, 5 0 to 4 0.1 IOL = 2 mA VOL = 1.5 V 1 UNIT VIO IIO Common-mode input voltage range 1 VDD = 5 V MIN TYP MAX 115 V 0.1 300 mV 150 nA 400 mV IOL Low-level output current VID = - 1 V, 6 16 6 16 mA IDD Supply current VID = 1 V, No load 240 500 290 600 A All characteristics are measured with zero common-mode input voltage unless otherwise noted. NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with VDD = 5 V, 2 V with VDD = 3 V, or below 400 mV with a 10-k resistor between the output and VDD. They can be verified by applying the limit value to the input and checking for the appropriate output state. 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 TYPICAL CHARACTERISTICS LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT SUPPLY CURRENT vs FREE-AIR TEMPERATURE 380 VDD = 3 V TA = 25C 990 No Load 360 880 340 I DD - Supply Current - A VOL - Low-Level Output Voltage - mV 1100 770 660 550 440 330 220 110 320 VDD = 5 V 300 280 VDD = 3 V 260 240 220 200 0 0 2 14 4 6 8 10 12 IOL - Low-Level Output Current - mA 180 - 75 - 50 16 100 -25 0 25 50 75 TA - Free-Air Temperature - C Figure 2 Figure 1 OUTPUT FALL TIME vs CAPACITIVE LOAD 3 50 VDD = 3 V VDD = 3 V Overdrive = 10 mV RL = 5.1 k (pullup to VDD) TA = 25C 45 Positive Limit 40 2 tf - Output Fall Time - ns V ICR - Common-Mode Input Voltage Range - V COMMON-MODE INPUT VOLTAGE RANGE vs FREE-AIR TEMPERATURE 2.5 1.5 1 0.5 0 125 Negative Limit 35 30 25 20 15 10 - 0.5 5 -1 75 100 - 75 - 50 - 25 0 25 50 TA - Free-Air Temperature - C 0 125 0 10 20 30 40 50 60 70 80 90 100 CL - Capacitive Load - pF Figure 3 Figure 4 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 9 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 TYPICAL CHARACTERISTICS VDD = 3 V CL = 15 pF RL = 5.1 k (pullup to VDD) TA = 25C 3 20 mV 5 mV HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS VO - Output Voltage - V VO - Output Voltage - V HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES 0 VDD = 3 V Overdrive = 10 mV RL = 5.1 k (pullup to VDD) TA = 25C 3 CL = 15 pF 0 CL = 50 pF VID - Differential Input Voltage - mV VID - Differential Input Voltage - mV 10 mV 100 0 100 0 0 100 200 300 400 500 600 700 800 900 1000 0 100 200 300 400 500 600 700 800 900 1000 tPHL - High-to-Low-Level Output Propagation Delay Time - ns tPHL - High-to-Low-Level Output Propagation Delay Time - ns Figure 5 Figure 6 LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS VDD = 3 V CL = 15 pF RL = 5.1 k (pullup to VDD) TA = 25C 3 20 mV 5 mV VO - Output Voltage - V LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES VO - Output Voltage - V CL = 100 pF VDD = 3 V Overdrive = 10 mV RL = 5.1 k (pullup to VDD) TA = 25C CL = 15 pF 0 0 CL = 100 pF VID - Differential Input Voltage - mV VID - Differential Input Voltage - mV 10 mV 100 0 0 100 200 300 400 500 600 700 800 900 1000 100 0 0 100 200 300 400 500 600 700 800 900 1000 tPLH - Low-to-High-Level Output Propagation Delay Time - ns tPLH - Low-to-High-Level Output Propagation Delay Time - ns Figure 7 10 CL = 50 pF 3 Figure 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 PARAMETER MEASUREMENT INFORMATION The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered. To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low. A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the VICR test rather than changing the input voltages to provide greater accuracy. 5V + Applied VIO Limit 1V 5.1 k - VO 5.1 k + - Applied VIO Limit VO -4V (a) VIO WITH VIC = 0 (b) VIO WITH VIC = 4 V Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 11 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 PARAMETER MEASUREMENT INFORMATION Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage. Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower. Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device. VDD U1b 1/4 TLV2354 + Buffer C2 1 F U1c 1/4 TLV2354 R6 5.1 k - - C3 0.68 F R5 1.8 k, 1% DUT R4 47 k - R7 1 M + + Integrator R1 240 k R8 1.8 k, 1% U1a 1/4 TLV2354 C4 0.1 F - C1 0.1 F + Triangle Generator R10 100 , 1% R3 100 R9 10 k, 1% R2 10 k Figure 10. Circuit for Input Offset Voltage Measurement 12 VIO (x100) POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TLV2354, TLV2354Y LinCMOS QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS SLCS012C - MAY 1992 - REVISED AUGUST 2000 PARAMETER MEASUREMENT INFORMATION Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses VO = 1 V with VDD = 3 V or when the output crosses VO = 1.4 V with VDD = 5 V. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 11) so that the circuit is just at the transition point. Then a low signal, for example a 105-mV or 5-mV overdrive, causes the output to change state. VDD Pulse Generator 1 F 5.1 k 50 + DUT Input Offset Voltage + 1 V Compensation Adjustment -1V 10 10 Turn CL (see Note A) - 1 k 0.1 F TEST CIRCUIT Overdrive Input Overdrive Input 100 mV 100 mV 90% 90% Low- to HighLevel Output VO = 1 V With VDD = 3 V or VO = 1.4 V With VDD = 5 V 10% High- to LowLevel Output 10% tf tr tPHL tPLH VOLTAGE WAVEFORMS NOTE A: CL includes probe and jig capacitance. Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 13 PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish (2) MSL Peak Temp Op Temp (C) Device Marking (3) (4/5) 5962-9688201Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 59629688201Q2A TLV2354 MFKB 5962-9688201QCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9688201QC A TLV2354MJB 5962-9688201QDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9688201QD A TLV2354MWB TLV2354ID ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TLV2354I TLV2354IDG4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TLV2354I TLV2354IDR ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TLV2354I TLV2354IDRG4 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TLV2354I TLV2354IN ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type -40 to 85 TLV2354IN TLV2354INE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type -40 to 85 TLV2354IN TLV2354IPW ACTIVE TSSOP PW 14 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TY2354 TLV2354IPWG4 ACTIVE TSSOP PW 14 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TY2354 TLV2354IPWLE OBSOLETE TSSOP PW 14 TBD Call TI Call TI -40 to 85 TLV2354IPWR ACTIVE TSSOP PW 14 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TY2354 TLV2354IPWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TY2354 TLV2354MFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 59629688201Q2A TLV2354 MFKB Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish (2) MSL Peak Temp Op Temp (C) Device Marking (3) (4/5) TLV2354MJB ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9688201QC A TLV2354MJB TLV2354MWB ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9688201QD A TLV2354MWB (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 Samples PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 OTHER QUALIFIED VERSIONS OF TLV2354, TLV2354M : * Catalog: TLV2354 * Military: TLV2354M NOTE: Qualified Version Definitions: * Catalog - TI's standard catalog product * Military - QML certified for Military and Defense Applications Addendum-Page 3 PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLV2354IDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 TLV2354IPWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLV2354IDR SOIC D 14 2500 367.0 367.0 38.0 TLV2354IPWR TSSOP PW 14 2000 367.0 367.0 35.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2013, Texas Instruments Incorporated