1. Feature List
The EFR32BG1 highlighted features are listed below.
•Low Power Wireless System-on-Chip
•High Performance 32-bit 40 MHz ARM Cortex®-M4 with
DSP instruction and floating-point unit for efficient signal
processing
• Up to 256 kB flash program memory
• Up to 32 kB RAM data memory
• 2.4 GHz and Sub-GHz radio operation
• Transmit power:
• 2.4 GHz radio: Up to 19.5 dBm
• Sub-GHz radio: Up to 20 dBm
•Low Energy Consumption
• 8.7 mA RX current at 1 Mbps, GFSK, 2.4 GHz
• 7.6 mA RX current at 38.4 kbps, GFSK, 169 MHz
• 8.2 mA TX current at 0 dBm output power at 2.4 GHz
• 34.5 mA TX current at 14 dBm output power at 868 MHz
• 63 μA/MHz in Active Mode (EM0)
• 2.2 μA EM2 DeepSleep current (4 kB RAM retention and
RTCC running from LFRCO)
• Wake on Radio with signal strength detection, preamble
pattern detection, frame detection and timeout
•High Receiver Performance
• -92.5 dBm sensitivity at 1 Mbit/s GFSK, 2.4 GHz
• -99 dBm sensitivity at 250 kbps DSSS-OQPSK, 2.4 GHz
• -126.4 dBm sensitivity at 600 bps, GFSK, 915 MHz
• -121.4 dBm sensitivity at 2.4 kbps, GFSK, 868 MHz
• -107 dBm sensitivity at 4.8 kbps, OOK, 433 MHz
• -111.9 dBm sensitivity at 38.4 kbps, GFSK, 169 MHz
•Supported Modulation Formats
• 2/4 (G)FSK with fully configurable shaping
• BPSK / DBPSK TX
• OOK / ASK
• Shaped OQPSK / (G)MSK
• Configurable DSSS and FEC
•Supported Protocols
•Bluetooth® Low Energy
• Proprietary Protocols
• Wireless M-Bus
• Selected IEEE 802.15.4g SUN-FSK PHYs
• Low Power Wide Area Networks
•Suitable for Systems Targeting Compliance With:
• FCC Part 90.210 Mask D, FCC part 15.247, 15.231, 15.249
• ETSI Category I Operation, EN 300 220, EN 300 328
• ARIB T-108, T-96
• China regulatory
•Wide selection of MCU peripherals
• 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
• 2 × Analog Comparator (ACMP)
• Digital to Analog Current Converter (IDAC)
• Up to 31 pins connected to analog channels (APORT)
shared between analog peripherals
• Up to 31 General Purpose I/O pins with output state reten-
tion and asynchronous interrupts
• 8 Channel DMA Controller
• 12 Channel Peripheral Reflex System (PRS)
• 2 × 16-bit Timer/Counter
• 3 or 4 Compare/Capture/PWM channels
• 32-bit Real Time Counter and Calendar
• 16-bit Low Energy Timer for waveform generation
• 32-bit Ultra Low Energy Timer/Counter for periodic wake-up
from any Energy Mode
• 16-bit Pulse Counter with asynchronous operation
• Watchdog Timer with dedicated RC oscillator
• 2 × Universal Synchronous/Asynchronous Receiver/Trans-
mitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I2S)
•Low Energy UART (LEUART™)
•I2C interface with SMBus support and address recognition
in EM3 Stop
•Wide Operating Range
• 1.85 V to 3.8 V single power supply
• Integrated DC-DC, down to 1.8 V output with up to 200 mA
load current for system
• Standard (-40 °C to 85 °C) and Extended (-40 °C to 125 °C)
temperature grades available
•Support for Internet Security
• General Purpose CRC
• Random Number Generator
• Hardware Cryptographic Acceleration for AES 128/256,
SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC
•QFN32 5x5 mm Package
•QFN48 7x7 mm Package
EFR32BG1 Blue Gecko Bluetooth® Low Energy SoC Family Data Sheet
Feature List
silabs.com | Building a more connected world. Rev. 1.3 | 2