1/13
L9348
March 2002
■SUPP L Y VOLTAGE RANGE: 4. 8 TO 18V
■OUTPUT VOLTAGE UP TO 40V
■OUTPUT VOLTAGE CLAMP DURING
RECIRCULATION OF INDUCTIVE LOADS
■OUTPUT CURRENT CA PABI LITY 2 X 5A AND
2 X 3A
■LOW POWER DISSIPATION DURING
RECIRCULATION OF I NDUCTIVE LOADS BY
INTEGRATED FREE WHEELING DIODES
(3A- DR IVERS ONLY)
■
LOW ON-R ESISTANCE 2 X 0. 2
Ω
, 2 X 0.35
Ω
(TYP.)
■OUTPUT SHORT CIRCUIT CURRENT
PROTECTION
■REAL TIME DIAGNOSTIC FUNCTIONS
■OVERTEMPERATURE SHUTDOWN
■SIGNAL- AND POWER-GROUND-LOSS
SHUTDOWN
■3.3V CMOS COMPATIBLE INPUTS AND
STATUS
DESCRIPTION
The L9348 is a monolithic integrated quad low side
driv er realiz ed in advanced Multipower -BCD technol-
ogy. It is intended to drive inductive loads (relays,
electromagnetic valves) in automotive and industrial
applications.
PowerSO-36 BARE DIE
ORDER ING NUMB ERS :
L9348 L9348-DIE1
QUAD LOW SIDE DRIVER
Figu re 1. Blo ck D ia gra m
VS
+
–VREG
=
Voltage Regulator
V
CC
V
DD
V
S
V
REG
GL
TSD
SCP
OL
V
S
FAIL
≥
1
C 166kHz
PWRES
CHANNEL1
EN
PWRES
V
DD
PWRES C 166kHz
V
S
EN
IN1
ST1
IN2
ST2
ENA
GND
99AT0073
PGND2
Q2
PGND1
Q1
V
DD
EN
Diagnostic
CHANNEL2
PWRES
C 166kHz EN
V
REG
FB
GL
TSD
SCP
OL
V
S
FAIL
≥
1
C 166kHz
PWRES
CHANNEL3
EN
IN3
ST3
PGND3
Q3
V
DD
EN
Diagnostic
D3
IN4
ST4 CHANNEL4
PWRES
C 166kHz EN
PGND4
Q4
D4
5A - DRIVER
3A - DRIVER
L9348
2/13
Figure 2. Pin Connection
Table 1. Pin Description
N° Pin Function
1, 18,
19, 36 N.C. (GND)
2, 3 PGND3 Power Ground Chan nel 3
4, 5 Q3 Power Output Channel 3 (3A switch)
6, 7 D 3 Rec ircula tion Diode Chan nel 3
8, 9 Q1 Power Output Channel 1 (5A switch)
10, 11 Q2 Power Output Channel 2 (5A switch)
12, 13 D 4 Rec ircula tion Diode Chan nel 4
14, 15 Q4 Power Output Channel 4 (3A switch)
16, 17 PGND4 Power Ground Chan nel 4
20 ST4 Status Output Channel 4
21 IN2 Control Input Channel 2
22 IN4 Control Input Channel 4
23 ST2 Status Output Channel 2
24 ENA Enable
25, 26 PGND2 Power Ground Chan nel 2
27 GND Signal Ground
28 VS Supply Voltage
29 N.C. Not Connected
30, 31 PGND1 Power Output Channel 3
32 ST1 Status Output Channel 1
33 IN3 Control Input Channel 3
34 IN1 Control Input Channel 1
36
N.C.
35
ST3
IN1
34
IN3
33
32
ST1
31
30
29
N.C.
VS
28
GND
27
26
25
ENA
24
23
ST2
IN4
22
IN2
21
20
ST4
N.C.
19
N.C.
1
PGND3
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
N.C.
99AT0074
Q3
D3
Q1
Q2
D4
Q4
PGND4
PGND1
PGND2
3/13
L9348
Table 2. Thermal Data
Table 3. Absolute Maximum Ratings
The absolute maxim um ratings are the limiting values for this device. Damag e may occur if this device is
subjected to conditions which are beyond th ese values .
Note: Human Body Model according to MIL883C. The device withstands ST1 class level.
Table 4. Operating Range.
Symbol Parameter Test Conditions Values Unit
Min. Typ. Max.
TjJunction temperature -40 150 °C
Tjc Junction temperature during
clamping (life time) Σt = 30min
Σt = 15min 175
190 °C
°C
Tstg S torage temp erature -55 150 °C
Rth j-case Thermal resistance junction to
case 2 °C/W
Symbol Parameter Test Conditions Value Unit
Voltages
VSSupply voltage range -0.3 to 40 V
VQ, VDmax. static Output voltage 40 V
VIN, VEN Input voltage range
(IN1 to IN4, EN) |II | < 10mA -1.5 to 6 V
VST Status output voltage range |II | < 1mA -0.3 to 6 V
VDRmax max. Reverse breakdown
voltage free wheeling diodes
D3, D4
IR = 100 µA55 V
Currents
IQ 1/2 Output current at reversal
supply for Q1, Q2 -4 A
IQ 3/4 Output current at reversal
supply for Q3, Q4 -2 A
IST Status output current range -1 to 1 mA
EQ1/2 max. Discharging energy for
inductive loads per channel
Q1, Q2
Tj = 25°C 50 mJ
Tj = 150°C 30 mJ
IFDmax max. load current free
wheeling diode s t < 5ms 3 A
ESD Protection
Supply and Signal pins versus GND ±2kV
Output pins (QX, DX) versus common ground (=short of
SGND with all PGND) ±4kV
Symbol Parameter Test Conditions Values Unit
Min. Typ. Max.
VSSupply voltage 4.8 18 V
TjJunction temperature -40 150 °C
L9348
4/13
Table 5. Electrical Characteristcs
The electrical characteristics are val id within the operating range (Table 4), unless otherwise specified
Symbol Parameter Test Condition Min. Typ. Max. Unit
Power Supply
ISSupply current VIN1...IN4, ENA = H 8 mA
IQQuiescent current (outputs OFF) VENA = L 6 mA
ID3/4 Quiescent current at pins D3/4 VD3/4 ≤ 18V;
VIN3/4 = L 10 400 µA
Diagnostic Functions
VQU1 to 4 Output open load voltage
threshold VS ≥ 6.5V
VEN = X; VIN = L 0.3 0.33 0.36 x VS
IQU1 to 4 Output open load current
threshold VS ≥ 6.5V
VEN = H; VIN = H 50 140 mA
IQO1/2 Overload current threshold Q 1, 2 VS ≥ 6.5V 57.59 A
I
QO3/4 Overload current threshold Q 3, 4 VS ≥ 6.5V 358A
T
th Overtemperature shutdown
threshold 2) 175 210 °C
Thy Overtemperature hysteresis 10 °C
VthPGL Power-GND-loss threshold 1.5 2.5 3.5 V
VthSGL S igna l-GND -loss thresh old 150 330 51 0 mV
Power Outputs (Q1 to Q4)
R
DSON1/2
Static drain-source ON-resistance
Q1, Q2 IQ = 1A; VS ≥ 9.5V
Tj = 25°C 0.2 Ω
Tj = 125°C 3) 0.5 Ω
Tj = 150°C 4) 0.5 Ω
R
DSON3,4
Static drain-source ON-resistance
Q3, Q4 IQ = 1A; VS ≥ 9.5V
Tj = 25°C 0.35 Ω
Tj = 125°C 3) 0.75 Ω
Tj = 150°C 4) 0.75 Ω
VZZ-diode clamping voltage
= threshold of flyback detection
Q3/4
IQ ≥ 100mA,
pos. supply VD3/4 45 60 V
VCClamping voltage IQ ≥ 100mA,
neg. supply VD3/4 410V
I
PD Output pull down current VENA = H, VIN = L 10 20 50 µA
5/13
L9348
(1).See chapter 2.0 Tim ing Diagrams; res i st i ve load condition; VS ≥ 9V
(2).This parameter will not be teste d but assured by design
(3).Wafer-measurement
(4).Measured on P-SO36 devices
(5 ). Short ci rcui t be t ween two digi tal output s (one i n hi gh the ot her i n l ow st ate) w i ll l ead to th e defined result " LOW"
IQlk Output leakage current VENA = L,Tj = 25°C 1 µA
Tj = 125°C 5 µA
VFD3/4 Forward voltage of
free wheeling diodes D3, D4 ID3/4 = -1.5A 0.5 1.75 V
RPD0 Gate pull down resistor for
nonsupplied VSVS = 0V,
VD3/4 ≥ 6.5V 0.3 3 kΩ
Timings
tON Output ON delay time IQ = 1A 1) 0520
µ
s
t
f
Output ON fall time IQ = 1A 1) 0.5 1.5 8 µs
tOFF Output OFF delay time IQ = 1A 1) 01030
µ
s
t
rOutput OFF rise time IQ = 1A 1) 0.5 1.5 5 µs
tDSO Overload switch-OFF delay time 6 30 65 µs
tDOutput OFF status delay time 0.75 1.5 2.25 ms
tfilter error detection filter time 2) 5.8 35 µs
tOLOFF OLOFF error detection filter time 20 70 µs
Digital Inputs (IN1 to IN4, ENA)
VIL Input low voltag e -1.5 1 V
VIH Input high voltage 2 6 V
VIHy Input voltage hyste resis 2) 50 100 mV
IIN Input pull down current VIN = 5V, VS ≥ 6.5V 82040
µ
A
Digital Outputs (ST1 to ST4)
VSTL Status output voltage in low state
5) IST ≤ 40µA0 0.4 V
VSTH Status output voltage in high state
5) IST ≥ -40µA2.5 3.45 V
IST ≥ -120µA23.45V
R
DIAGL ROUT + RDSON in low state 0.3 0.64 1.5 kΩ
RDIAGH ROUT + RDSON in high state 1.5 3.2 7 kΩ
Table 5. Electrical Characteristcs
The electrical characteristics are val id within the operating range (Table 4), unless otherwise specified
Symbol Parameter Test Condition Min. Typ. Max. Unit
L9348
6/13
1.0 FUNCTIONAL DESCRIPTION
1.1 Overview
The four low-side switches are designed to drive inductive loads (relays, electromagnetic valves). For the 3A
switches (Q3/4) integrated free-wheeling diodes (D3/4) are available and can be used as recirculation path for
inductive loads. If either integrated nor external free-wheeling diodes are used the output voltage is clamped
internally during discharge of inductive loads. The switches are controlled by CMOS compatible inputs (IN1-4)
if the enable input is set to “high”. The status of each switch is monitored by the related status output (ST1-4).
1.2 I nput Cir cuits
The contr ol and enabl e inputs are activ e high, featuring switching thr es holds with hy steresis and pull- down cur -
rent sources. Not c onnected i nputs are i nter preted as “LO W”. If the enable input i s set to “LOW” the outputs are
switched off independent of the control input state (IN1-4).
1.3 Switching Stages
The four power outputs consist of DMOS-power transistors. The output stages are protected against short circuit
to supply. Integrated output voltage clamp limi ts the output voltage in case of inductive load current flyback . In-
ternal pull dow n current sources are provided at the outputs to assure a defined conditon in OFF mode. They
will be disconnected in the disable mode (ENA=L). If the supply of the device gets lost but the loads and D3/4
are still supplied, an internal pull down resistor discharges the gate of the DMOS-power transistor to avoid
switch on due to capacitive coupling.
1. 4 S tatu s O u tput s
The C MOS compatible status outputs indicate the state of the drivers (LOW-level indicates driver in OFF state,
HIGH-level indicates driver in ON state). If an error occurs the status output voltage changes like described in
chapter 1.6 Error Detection
.
1.5 Protective Circuits
The outputs are protected against current overload, overtemperature, and Power-GN D-loss.
1.6 Error Detection
Two main error types are distinguished in the diagnostic logic. If current overload, overtemperature, signal-
GND-loss or a power-GND-loss occurs, the status output signal is inverted, an internal register is set and the
driver is shutdown. The reset is done by switching off the corresponding control input or the enable input for at
least the time t
D
(defined to 1.5ms typ.). S ee also
Figure 6
in
chapter 2.0 Timing Diagrams
.
All other errors (openl oad, activ e output voltage c lamp) only cause an i nverted status o utput signal but no shut-
down of the driver. An internal register is set too, but the reset is triggered automatically after the time t
D
, if the
error condition is no longer valid (see
Figure 7
and
Figure 8
).
Excepting the detection of the active output voltage clamp all errors are digitally filtered before they are inter-
preted by the diagnostic logic.
The table 6 below shows the different failure conditions monitored in ON and OFF state:
Table 6.
ON State
ENA = HIGH,
IN = HIGH
OFF State
ENA = HIGH,
IN = LOW
typ. Filter
time Reset done by
Overloading of output
(also shorted load to supply) X18µsENA or INx = “LOW”
for t ≥ 1.5ms (typ.)
Open load
(under voltage detection) X44µsinternal timer (1.5ms typ.)
7/13
L9348
1.7 Di agnostic Output at Pulse Width Operation (PWM)
If an input is operated with a pulsed signal ( f
≥ 1/
t
D
= 667 Hz typ.), the status does not follow each singl e pulse.
An i nternal delay t
D
of typ. 1.5ms leads to a continuous status output signal (see
Figure 4
in
chapter 2.0 Timing
Diagrams
).
1.8 Diagnostic Table
In general the diagnostic follows the input signal in normal operating conditions. If any error is detected the di-
agnostic is inverted.
Open load
(under current detection) X18µsinternal timer (1.5ms typ.)
Overtemperature X 18µsENA or INx = “LOW”
for t ≥ 1.5ms (typ.)
Power-GND-loss X X 18µsENA or INx = “LOW”
for t ≥ 1.5ms (typ.)
Signal-GND-loss X X 18µsENA or INx = “LOW”
for t ≥ 1.5ms (typ.)
Output voltage clamp active
(Q3/4 only) X - internal timer (1.5ms typ.)
Table 7.
Operating Condition Enable
Input
ENA
Control
Input
IN
Power
Output
Q
Status
Output
ST
Normal function L
L
H
H
L
H/PWM
L
H/PWM
OFF
OFF
OFF
ON
L
L
L
H
Open load or short to ground L
L
H
H
L
H/PWM
L
H/PWM
OFF
OFF
OFF
ON
X
X
H
L
Overload or short to supply
Latched overload
Reset latch
H
H
H –> L
H
H/PWM
H/PWM
X
H/PWM –> L
OFF
OFF
OFF
OFF
L
L
L
L
Overtemperature
Latched overtemperature
Reset latch
H
H
H –> L
H
H/PWM
H/PWM
X
H/PWM –> L
OFF
OFF
OFF
OFF
L
L
L
L
Table 6.
ON State
ENA = HIGH,
IN = HIGH
OFF State
ENA = HIGH,
IN = LOW
typ. Filter
time Reset done by
L9348
8/13
2.0 T IMING DIAGRAMS
Figure 3. Output slope with Resistive Load
Figure 4. Diagnostic Output at PWM operation
t
V
IN
t
V
Q
t
ON
t
f
100% VQ
t
OFF
t
r
15% VQ
85% VQ
99AT0061
note: parameters are not shown proportionally
99AT0063
t
I
Q
I
QU
t
V
ST
t
D
note: parameters are not shown proportionally
t
V
IN
t
D
delayed status signal
9/13
L9348
Figure 5. Overload Detecti on
Figure 6. Driver Shut Dow n in Case of Overload
99AT0062
t
I
Q
I
QO
I
QU
t
V
ST
t
DSO
overload detected
driver shut down
t
filter
error condition
signalized
note: parameters are not shown proportionally
t
V
IN
99AT0064
t
I
Q
I
QO
t
V
ST
t
D
note: parameters are not shown proportionally
t
V
IN
t
D
driver is shuted
down and locked driver is now free again
error is signalized
L9348
10/13
Figu re 7. Under C urr ent Condi tio n
Figu re 8. Op en Load C ondi tio n in Of f State
99AT0065
t
I
Q
I
QU
t
V
ST
note: parameters are not shown proportionally
t
V
IN
t
D
under current condition signalized
t
filter
under current condition detected
status signal is changed by internal reset
99AT0066
t
V
Q
V
QU
t
V
ST
note: parameters are not shown proportionally
t
V
IN
t
D
t
detection
openload condition detected
but not signalized due to:
t
detection
< t
OLOFF
t
OLOFF
t
detection
t
OLOFF
openload condition detected
and signalized due to:
t
detection
> t
OLOFF
11/13
L9348
Figu re 9. Ou tput V ol ta ge C l am p D ete ct i on
3.0 P AD POS ITIONS
Chip Size: 5.17 x 2.76 mm
2
Figure 10.
99AT0067
t
V
Q3/4
V
Z
t
V
ST3/4
note: parameters are not shown proportionally
t
V
IN3/4
t
D
time between two clamping periods is
shorter than internal delay time
-> status signal remains low
t
clamp
t
clamp
PGND4 Q4 D4 D3Q2 Q1 Q3 PGND3
PGND1PGND2 GND VS
ST1 IN3 IN1 ST3ENAST2IN4IN2ST4
L9348
12/13
DIM. mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A 3.60 0.141
a1 0.10 0.30 0.004 0.012
a2 3.30 0.130
a3 0 0.10 0 0.004
b 0.22 0.38 0.008 0.015
c 0.23 0.32 0.009 0.012
D (1) 15.80 16.00 0.622 0.630
D1 9.40 9.80 0.370 0.385
E 13.90 14.50 0.547 0.570
e 0.65 0.0256
e3 11.05 0.435
E1 (1) 10.90 1 1.10 0.429 0.437
E2 2.90 0.114
E3 5.80 6.20 0.228 0.244
E4 2.90 3.20 0.114 0.126
G 0 0.10 0 0.004
H 15.50 15.90 0.610 0.626
h 1.10 0.043
L 0.80 1.10 0.031 0.043
N10°(max.)
S8°(max.)
(1): "D" and "E1" do not include mold flash or protrusions
- Mold flash or protrusions shall not exceed 0.15mm (0.006 inch)
- Critical dimensions are "a3", "E" and "G".
PowerSO36
e
a2 A
Ea1
PSO36MEC
DETAIL A
D
118
1936
E1
E2
h x 45˚
DETAIL A
lead
slug
a3
S
Gage Plane 0.35
L
DETAIL B
DETAIL B
(COPLANARITY)
GC
- C -
SEATING PLANE
e3
c
NN
⊕
M
0.12 AB
b
B
A
H
E3
D1
BOTTOM VIEW
OUTLINE AND
MECHANICAL DATA
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by i m pl i cat i on or oth erwi se under any pat ent or pat ent r i ghts of S T M i croelectroni cs. Spec i ficat i ons m ent i oned i n this public at ion are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics product s are not
authorized f or use as c ritical com ponents in li fe su pport dev i ces or sy st ems wi t hout exp ress wri tt en approva l of STMi croelectr onics.
The ST logo is a registered trademark of STMicroelectronics
200 2 STM i croelectr oni cs - All Ri ghts Reserved
STMicroelectronics GROUP OF COMPANIES
Aust ral i a - Braz i l - Canada - Chi na - F i nl and - Fr ance - Germ any - Hong K ong - In dia - I srael - Ita l y - J apan -Malaysia - Ma l ta - Morocco -
Singapore - Spai n - Sw eden - Switze rl and - Uni ted K i ngdom - Uni t ed St ates .
http://www.st.com
13/13
L9348
