For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
General Description
The MAX4359/MAX4360/MAX4456 low-cost video cross-
point switches are designed to reduce component count,
board space, design time, and system cost. Each con-
tains a matrix of T-switches that connect any of their four
(MAX4359) or eight (MAX4360/MAX4456) video inputs to
any of their buffered outputs, in any combination. Each
matrix output is buffered by an internal, high-speed
(250V/µs), unity-gain amplifier that is capable of driving
400Ωand 20pF at 2.6VP-P. For applications requiring
increased drive capability, buffer the MAX4359/
MAX4360/MAX4456 outputs with the MAX4395 quad,
operational amplifier.
The MAX4456 has a digitally controlled 8x8 switch matrix
and is a low-cost pin-for-pin compatible alternative to the
popular MAX456. The MAX4359/MAX4360 are similar to
the MAX4456, with the 8x8 switch matrix replaced by a
4x4 (MAX4359) or an 8x4 (MAX4360) switch matrix.
Three-state output capability and internal, programmable
active loads make it feasible to parallel multiple devices
to form larger switch arrays. The inputs and outputs are
on opposite sides, and a quiet power supply or digital
input line separates each channel, which reduces
crosstalk to -70dB at 5MHz. For applications demanding
better DC specifications, see the MAX456 8x8 video
crosspoint switch.
________________________ Applications
Features
♦Eight (MAX4456) or Four (MAX4359/MAX4360)
Internal Buffers
250V/µs Slew Rate
Three-State Output Capability
Power-Saving Disable Feature
65MHz -3dB Bandwidth
♦Routes Any Input Channel to Any Output Channel
♦Serial or Parallel Digital Interface
♦Expandable for Larger Switch Matrices
♦80dB All-Channel Off-Isolation at 5MHz
♦70dB Single-Channel Crosstalk
♦Straight-Through Pinouts Simplify Layout
♦Low-Cost Pin-Compatible Alternative to
MAX456 (MAX4456)
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
________________________________________________________________ Maxim Integrated Products 1
OUTPUT
SELECT
4x4
(8x4)
T-SWITCH
MATRIX
MAX4395
4 INPUT CHANNELS
(8 INPUT CHANNELS)
A1
A0
D3
D2
D1/SER OUT
D0/SER IN
INPUT
SELECT
OR
SERIAL
I/O
MAX4359
(MAX4360)
LATCH
WR
75Ω
75Ω
AV = +2
Z0 = 75Ω
Z0 = 75Ω(MAX4360)
OUTPUT
SELECT
8x8
T-SWITCH
MATRIX
MAX4395
A2
8 INPUT CHANNELS
A1
A0
D3
D2
D1/SER OUT
D0/SER IN
INPUT
SELECT
OR
SERIAL
I/O
MAX4456
LATCH
WR
75Ω
75Ω
AV = +2
MAX4395
AV = +2
PART TEMP RANGE PIN-
PACKAGE
PKG
CODE
MAX4359EAX -40°C to +85°C 36 SSOP A36-2
MAX4359EWG -40°C to +85°C 24 SO W24-2
MAX4360EAX -40°C to +85°C 36 SSOP A36-2
MAX4456CPL 0°C to +70°C 40 Plastic DIP P40-1
MAX4456CQH 0°C to +70°C 44 PLCC Q44-1
MAX4456EPL -40°C to +85°C 40 Plastic DIP P40-1
MAX4456EQH -40°C to +85°C 44 PLCC Q44-1
_________________________________________________ Typical Application Circuits
19-1389; Rev 2; 2/07
High-Speed Signal
Routing
Video-On-Demand
Systems
Video Test Equipment
Video Conferencing
Security Systems
Ordering Information
Pin Configurations appear at end of data sheet.
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
2 _______________________________________________________________________________________
DC ELECTRICAL CHARACTERISTICS
(V+ = +5V, V- = -5V, VLOAD = +5V (internal load resistors on), VIN_ = VAGND = VDGND = 0V, TA= TMIN to TMAX, unless otherwise noted.
Typical values are at TA= +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
PARAMETER CONDITIONS MIN TYP MAX UNITS
MAX4359/MAX4360 20 32
Offset Voltage Drift 20 µV/°C
Buffer Offset Voltage TA= +25°C ±1 ±15
Supply Current, All Buffers On
(no external load)
37 mA
Supply Current, All Buffers Off 1.6 5 mA
Power-Supply Rejection Ratio ±4.5V to ±5.5V 50 64 dB
Operating Supply Voltage Inferred from PSRR test ±4.5 ±5.5 V
0.99 1.0 1.01
Voltage Gain V/V
Analog Input Current ±0.1 ±100 nA
Output Leakage Current Internal load resistors off, all buffers off ±100 nA
TA= TMIN to TMAX ±20 mV
VLOAD = 5V 250 400 600
Internal Amplifier Load Resistor 200 765 Ω
Digital Input Current ±1
Output Impedance at DC 10 Ω
Input-Logic Low Threshold 0.8 V
Input-Logic High Threshold 2.4 V
0.4
4V
Serial mode,
VSER/PAR = 5V
µA
Buffer Output Voltage Swing Internal load resistors on, no external load ±1.3 V
Total Supply Voltage (V+ to V-) ...........................................+12V
Positive Supply Voltage (V+) Referred to AGND .......-0.3V to +12V
Negative Supply Voltage (V-) Referred to AGND ......-12V to +0.3V
DGND to AGND ..................................................................±0.3V
Buffer Short Circuit to Ground when
Not Exceeding Package Power Dissipation .............Indefinite
Analog Input Voltage ............................(V+ + 0.3V) to (V- - 0.3V)
Digital Input Voltage .............................(V+ + 0.3V) to (V- - 0.3V)
Input Current, Power On or Off
Digital Inputs.................................................................±20mA
Analog Inputs ...............................................................±50mA
Continuous Power Dissipation (TA= +70°C)
36-Pin SSOP (derate 11.8mW/°C above +70°C) ...........941mW
24-Pin SO (derate 11.8mW/°C above +70°C)................941mW
40-Pin Plastic DIP (derate 11.3mW/°C above +70°C)....889mW
44-Pin PLCC (derate 13.3mW/°C above +70°C) .......1066mW
Operating Temperature Ranges
MAX4456C _ _ ....................................................0°C to +70°C
MAX4_ _ _E_ _ .................................................-40°C to +85°C
Junction Temperature......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
ABSOLUTE MAXIMUM RATINGS
Internal load resistors on,
no external load, VIN = 0 to 1V
IOL = 0.4mA
IOH = -0.4mA
TA= +25°C
TA= TMIN to TMAX 0.98 1.0 1.02
Input Voltage Range Inferred from swing test -1.3 1.3 V
SER OUT Output-Logic Low/High
MAX4456 39 50
65TA= TMIN to TMAX
TA= +25°C
TA= TMIN to TMAX
TA= +25°C
TA= TMIN to TMAX
TA= +25°C
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
_______________________________________________________________________________________ 3
Note 1: See Dynamic Test Circuits section.
Note 2: 3dB typical crosstalk improvement when RS = 0.
Note 3: Input test signal: 3.58MHz sine wave of amplitude 40IRE superimposed on a linear ramp (0 to 100IRE). IRE is a unit of
video-signal amplitude developed by the International Radio Engineers. 140IRE = 1.0V.
Note 4: Guaranteed by design.
PARAMETER CONDITIONS MIN TYP MAX UNITS
All-Hostile Crosstalk 5MHz, VIN = 2VP-P (Notes 1, 2) 57 dB
Output-Buffer Slew Rate
X
Internal load resistors on, 10pF load 250 V/µs
Single-Channel Crosstalk 5MHz, VIN = 2VP-P (Note 1) 70 dB
All-Channel Off-Isolation 5MHz, VIN = 2VP-P (Note 1) 80 dB
-3dB Bandwidth 10pF load, VIN = 2VP-P (Note 1) 35 MHz
Differential Phase Error (Note 3) 1.0 degrees
Differential Gain Error (Note 3) 0.5 %
Input Noise DC to 40MHz 0.3 mVRMS
Input Capacitance All buffer inputs grounded 6pF
Buffer Input Capacitance Additional capacitance for each output buffer
connected to channel input 2pF
Output Capacitance Output buffer off 7pF
PARAMETER
Latch Delay
SYMBOL MIN TYP MAX
tD80
UNITS
ns
Switch Break-Before-Make Delay tON - tOFF 15 ns
LATCH Edge to Switch Off tOFF 35 ns
LATCH Edge to Switch On tON 50 ns
Write Pulse Width Low tWL 80 ns
Chip-Enable to Write Setup tCE 0ns
Write Pulse Width High tWH 80 ns
240
Data Hold tDH 0ns
Latch Pulse Width tL80 ns
CONDITIONS
LATCH on
Parallel mode
Serial mode
Data Setup tDS 160 ns
SWITCHING CHARACTERISTICS
(Figure 4, V+ = +5V, V- = -5V, VLOAD = +5V (internal load resistors on), VIN_ = VAGND = VDGND = 0V, TA = TMIN to TMAX, unless
otherwise noted. Typical values are at TA= +25°C.) (Note 4)
AC ELECTRICAL CHARACTERISTICS
(V+ = +5V, V- = -5V, VLOAD = +5V (internal load resistors on), VAGND = VDGND = 0V, TA= +25°C, unless otherwise noted.)
Small-Signal -3dB Bandwidth 10pF load, VIN = 100mVP-P (Note 1) 65 MHz
0.1dB Bandwidth 10pF load, VIN = 100mVP-P (Note 1) 4MHz
DYNAMIC SPECIFICATIONS
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
4 _______________________________________________________________________________________
Pin Description
2 2 2 Parallel Data Bit D0 when SER/PAR = GND. Serial
input when SER/PAR = VCC.
3, 5 3, 5 3, 5 Output Buffer Address Lines
4, 6, 8, 10 4, 6, 8, 10
4, 6, 8, 10,
12, 14, 16,
18
Video Input Lines
7 7 7
Asynchronous Control Line. When LOAD = VCC, all the
400Ωinternal active loads are on. When LOAD = GND,
external 400Ωloads must be used. The buffers must
have a resistive load to maintain stability.
9 9 9
Digital Ground. DGND pins must have the same
potential and be bypassed to AGND. DGND should
be within ±0.3V of AGND.
11 11 11
When this control line is high, the 2nd-rank registers
are loaded with the rising edge of LATCH. If this con-
trol line is low, the 2nd-rank registers are transparent
when LATCH is low, passing data directly from the
1st-rank registers to the decoders.
—12–16, 18,
22–26 22–26 No connection. Not internally connected.
12 17 17 Connect to VCC for serial mode; connect to GND for
parallel mode.
13 19, 30 19, 30 Negative Supply. All V- pins must be connected to each
other and bypassed to GND separately (Figure 2).
14 20 20
In serial mode, WR (write) shifts data into the input regis-
ter. In parallel mode, WR loads data into the 1st-rank
registers. Data is latched on the rising edge.
1 21 1 1 Parallel Data Bit D1 when SER/PAR = GND. Serial out-
put for cascading multiple parts when SER/PAR = VCC.
D1/
SER OUT
2 3
3, 4, 6 4, 5, 7
5, 7, 9, 11,
13, 15, 17,
19
6, 8, 10, 13,
15, 17, 19,
21
8 9
10, 12 11, 14
14 16
—1, 12, 23,
34
18 20
20, 34 22, 38
21 24
D0/SER IN
A_
IN_
LOAD
DGND
EDGE/
LEVEL
N.C.
SER/PAR
V-
WR
MAX4360 MAX4456MAX4359
DIP PLCCSO SSOP SSOP
FUNCTIONNAME
PIN
15 21 21
If EDGE/LEVEL = VCC, data is loaded from the 1st-
rank registers to the 2nd-rank registers on the rising
edge of LATCH. If EDGE/LEVEL = GND, data is
loaded while LATCH = GND. In addition, data is
loaded during the execution of parallel-mode func-
tions 1011 through 1110, or if LATCH = VCC during
the execution of the parallel-mode “software-latch”
command (1111).
22 25 LATCH
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
_______________________________________________________________________________________ 5
Pin Description (continued)
V+
D2
D3
AGND
OUT_
CE
CE
18, 29, 4416, 26, 40
4238
4036
31, 33, 3628, 30, 32
28, 30, 32,
35, 37, 39,
41, 43
25, 27, 29,
31, 33, 35,
37, 39
2724
2623
Positive Supply. All V+ pins must be connected to each
other and bypassed to AGND separately (Figure 2).
13, 363624
Parallel Data Bit D2 when SER/PAR = GND. Not used
when SER/PAR = VCC.
343422
Parallel Data Bit when SER/PAR = GND. When
D3 = GND, D0–D2 specify the input channel to be con-
nected to specified buffer. When D3 = VCC, D0–D2
specify control codes. D3 is not used in serial mode
(SER/PAR = VCC).
323220
Analog Ground. AGND must be at 0.0V, since the gain-
setting resistors of the buffers are connected to these
pins.
15, 292918
Buffer Outputs. Buffer inputs are internally grounded with
a 1000 or 1001 command from the D3–D0 lines.
28, 31, 33,
35
28, 31, 33,
35
17, 19, 21,
23
Active-High Chip Enable. WR is enabled when
CE = GND and CE = VCC. WR is disabled when
CE = VCC and CE = GND.
272716
Active-Low Chip Enable. WR is enabled when
CE = GND and CE = VCC. WR is disabled when
CE = VCC and CE = GND.
———
PLCCDIPSSOPSSOPSO
NAME
PIN
FUNCTION
MAX4456MAX4360MAX4359
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
6 _______________________________________________________________________________________
Detailed Description
Output Buffers
The MAX4456 video crosspoint switch consists of 64
T-switches in an 8x8 grid (Figure 1). The eight matrix
outputs are followed by eight wideband buffers opti-
mized for driving 400Ωand 20pF loads. The
MAX4359’s core is a 4x4 switch matrix with each of its
outputs followed by a wideband buffer. The MAX4360
has an 8x4 matrix and four output buffers. Each buffer
has an internal active load on the output that can be
readily shut off through the LOAD input (off when LOAD
= 0V). The shut-off is useful when two or more cross-
points are connected in parallel to create more input
channels. With more input channels, only one set of
buffers can be active and only one set of loads can be
driven. When active, the buffer must have either 1) an
internal load, 2) the internal load of another buffer in
another MAX4359/MAX4360/MAX4456, or 3) an exter-
nal load.
Each output can be disabled under logic control. When
a buffer is disabled, its output enters a high-impedance
state. In multichip parallel applications, the disable
function prevents inactive outputs from loading lines
driven by other devices. Disabling the inactive buffers
reduces power consumption.
The outputs connect easily to MAX4395 quad, opera-
tional amplifiers when back-terminated 75Ωcoaxial
cable must be driven.
A = +1
IN0 IN1 IN2 IN3 IN4 IN5 IN6 IN7 OUTPUT
BUFFERS
OUT0
400Ω
LOAD
LATCH
EDGE/LEVEL
2nd-RANK REGISTERS
1st-RANK REGISTERS
WR
CE
CE
A0 A1 A2 D3
D2
V+ V- AGND DGND
D1/SER OUT
D0/SER IN
SER/PAR
MAX4456
8x8
SWITCH
MATRIX
A = +1 OUT7
400Ω
Figure 1. MAX4456 Functional Diagram
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
_______________________________________________________________________________________ 7
Power-On RESET
The MAX4359/MAX4360/MAX4456 have an internal
power-on reset (POR) circuit that remains low for 5µs
after power is applied. POR also remains low if the total
supply voltage is less than 4V. The POR disables all
buffer outputs at power-up, but the switch matrix is
not preset to any initial condition. The desired switch
state should be programmed before the buffer outputs
are enabled.
Digital Interface
The desired switch state can be loaded in a parallel-
interface mode or serial-interface mode (Table 3 and
Figures 4, 5, 6). All action associated with the WR line
occurs on its rising edge. The same is true for the
LATCH line if EDGE/LEVEL is high. Otherwise, the sec-
ond-rank registers update while LATCH is low (when
EDGE/LEVEL is low). WR is logically ANDed with CE
and CE (when present) to allow active-high or active-
low chip enable.
6-Bit Parallel-Interface Mode
(MAX4359/MAX4360)
In the MAX4359/MAX4360’s parallel-interface mode
(SER/PAR = GND), the six data bits specify an output
channel (A1, A0) and the input channel to which it con-
nects (D3–D0). This data is loaded on the rising edge
of WR. The input channels are selected by codes 0000
through 0111 (D3–D0) for the MAX4360, and codes
0000 through 0011 (D3–D0) for the MAX4359. Note that
the MAX4359 does not use codes 0100 through 0111.
The eight codes 1000 through 1111 control other func-
tions, as listed in Table 1.
7-Bit Parallel-Interface Mode (MAX4456)
In the MAX4456’s parallel-interface mode (SER/PAR =
GND), the seven data bits specify an output channel
(A2, A1, A0) and the input channel to which it connects
(D3–D0). This data is loaded on the rising edge of WR.
The input channels are selected by codes 0000
through 0111 (D3–D0) for the MAX4456. The remaining
eight codes 1000 through 1111 control other functions,
as listed in Table 1.
16-Bit Serial-Interface Mode
(MAX4359/MAX4360)
In serial mode (SER/PAR = VCC), all first-rank registers
are loaded with data, making it unnecessary to specify
an output address (A1, A0). The input data format is
D3–D0, starting with OUT0 and ending with OUT3 for
16 total bits. For the MAX4360, only codes 0000
through 1010 are valid. For the MAX4359, only the
codes 0000 through 0011 and codes 1000 through
1010 are valid. Code 1010 disables a buffer, while
code 1001 enables it. After data is shifted into the 16-
bit first-rank register, it is transferred to the second rank
by LATCH (Table 2), which updates the switches.
Table 1. Parallel-Interface Mode Functions
For the MAX4359, unused codes.0100 and 0111
Do not use these codes in the parallel-interface mode. These codes are for the serial-
interface mode only.
1001 and 1010
Send a pulse to the 2nd-rank registers to load them with the contents of the 1st-rank
registers. When latch is held high, this “software-LATCH” command performs the same
function as pulsing LATCH low.
1111
Turn on all buffers, and restore the connected channels.1110
Turn off all buffers, and leave 2nd-rank registers unchanged.1101
Turn on the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360, and
restore the previously connected channel.
1100
Shut off the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360) and
retain 2nd-rank registers contents.
1011
Connect the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360) to
DGND. Note, if the buffer output is on, its output is its offset voltage.
1000
Connect the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360) to the
input channel selected by D3–D0.
0000 to 0111
FUNCTIOND3–D0A2, A1, A0
Selects
Output
Buffer
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
8 _______________________________________________________________________________________
32-Bit Serial-Interface Mode (MAX4456)
In serial mode (SER/PAR = VCC), all first-rank registers
are loaded with data, making it unnecessary to specify
an output address (A2, A1, A0). The input data format
is D3–D0, starting with OUT0 and ending with OUT7 for
32 total bits. Only codes 0000 through 1010 are valid.
Code 1010 disables a buffer, while code 1001 enables
it. After data is shifted into the 32-bit first-rank register,
it is transferred to the second rank by LATCH (Table 2),
which updates the switches.
Typical Application
Figure 2 shows a typical application of the MAX4456
(PDIP) with the MAX4395 quad, operational amplifiers
at the outputs to drive 75Ωloads. This application
shows the MAX4456 digital-switch control interface set
up in the 7-bit parallel mode. The MAX4456 uses seven
data lines and two control lines (WR and LATCH). Two
additional lines may be needed to control CE and
LOAD when using multiple MAX4456s.
The input/output information is presented to the chip at
A2, A1, A0, and D3–D0 by a parallel printer port. The
data is stored in the 1st-rank registers on the rising
edge of WR. When the LATCH line goes high, the
switch configuration is loaded into the 2nd-rank regis-
ters, and all eight outputs enter the new configuration at
the same time. Each 7-bit word updates only one out-
put buffer at a time. If several buffers are to be updat-
ed, the data is individually loaded into the 1st-rank reg-
isters. Then, a single LATCH pulse is used to reconfig-
ure all channels simultaneously.
The short BASIC program in Figure 3 loads programming
data into the MAX4456 from any IBM PC or compatible. It
uses the computer’s “LPT1” output to interface to the cir-
cuit, then automatically finds the address for LPT1 and
displays a table of valid input values to be used. The pro-
gram does not keep track of previous commands, but it
does display the last data sent to LPT1, which is written
and latched with each transmission. A similar application
is possible with the MAX4359/MAX4360.
SERIAL /
PARALLEL D3
H X
L
H
L
(A2), A1,
A0
X
Output
Buffer
Address
Output
Buffer
Address
D1
Serial
Output
Parallel
Input
Parallel
Input
D2
X
Parallel
Input
Parallel
Input
D0
Serial Input
Parallel
Input
Parallel
Input
COMMENT
Serial Mode
Parallel Mode,
D0–D2 = Control Code
Parallel Mode,
D0–D2 = Input Address
L
Table 3. Input/Output Line Configurations
X = Don’t care, H = 5V, L = 0V
( ) are for MAX4456 only.
Table 2. Serial-Interface Mode Functions
D3–D0 FUNCTION
0000 to 0111
Connect the selected buffer to the input
channel selected by D3–D0. Note that 0100
through 0111 are not valid for the MAX4359.
1000
Connect the input of the selected buffer to
GND. Note: If the buffer output remains
on, its input is its offset voltage.
1001
Turn on the selected buffer and connect
its input to GND. Use this code to turn on
buffers after power is applied. The default
power-up state is all buffers disabled.
1010
Shut off the selected buffer at the speci-
fied channel, and erase data stored in the
2nd rank of registers. The 2nd rank now
holds the command word 1010.
1011 to 1111
Do not use these codes in the serial-inter-
face mode. They inhibit the latching of the
2nd-rank registers, which prevents proper
data loading.
Chip Information
MAX4359 TRANSISTOR COUNT: 2372
MAX4360 TRANSISTOR COUNT: 2372
MAX4456 TRANSISTOR COUNT: 3820
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
_______________________________________________________________________________________ 9
Figure 2. MAX4456 (plastic DIP) Typical Application Circuit
5
7
11
9
13
15
17
19
39
37
35
33
3
2
1
4
11
31
29
27
25
24
14
8
40
26
22
21
3
4
6
36
38
1
228, 30, 32
10, 12
20
34
23
18
16
1
2
3
4
5
6
7
8
18
19
20
21
22
23
24
25
14
8 INPUT
VIDEO
CHANNELS
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
LATCH
WR
D0/SER IN
D1/SER OUT
D2
D3
A0
A1
A2
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
CE
EDGE/LEVEL
LOAD
V+
V+
AGND
DGND
V-
V-
CE
SER/PAR
V+
+5V
+5V
-5V
-5V
ZO = 75
+5V
NOTE: ALL BYPASS CAPACITORS ARE 0.1µF CERAMIC
DB–25
MAX4395
75Ω
75Ω
200Ω
200Ω
5
6
7
ZO = 75
MAX4395
75Ω
75Ω
200Ω
200Ω
10
9
8
ZO = 75
MAX4395
75Ω
75Ω
200Ω
200Ω
12
13
14
ZO = 75
MAX4395
75Ω
75Ω
200Ω
200Ω
MAX4456
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
10 ______________________________________________________________________________________
A0–A2
D0–D3
WR
LATCH
VALID DATA N-1 VALID DATA N
tDS
tWL
tDH
tWH
tD
tL
Timing Diagrams
Figure 3. BASIC Program for Loading Data into the MAX4456 from a PC Using Figure 2’s Circuit
Figure 4. Write Timing for Serial- and Parallel-Interface Modes
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
______________________________________________________________________________________ 11
DATA (N)
DATA (N)
DATA (N)
DATA (N + 1)
DATA (N + 1)
DATA (N + 1)
DATA (N + 2)
DATA (N) DATA (N + 1) DATA (N + 2)
NOTE: SEE FIGURE 4 FOR WR AND LATCH TIMING.
WR
LATCH
1st-RANK REGISTER DATA
2nd-RANK REGISTER DATA
(EDGE/LEVEL = GND)
2nd-RANK REGISTER DATA
(EDGE/LEVEL = VCC)
Timing Diagrams (continued)
Figure 5. Parallel-Interface Mode Format (SER/
PAR
= GND)
0D3 0D2 0D1 0D0 1D3 1D2 7D3 7D2 7D1 7D0
DATA VALID
DATA VALID
NOTES: SEE TABLE 2 FOR INPUT DATA.
SEE FIGURE 4 FOR WR AND LATCH TIMING.
WR
LATCH
INPUT DATA FOR OUT0 INPUT DATA FOR OUT1 TO OUT6 INPUT DATA FOR OUT7
2nd-RANK REGISTER DATA
(EDGE/LEVEL = GND)
2nd-RANK REGISTER DATA
(EDGE/LEVEL = VCC)
Figure 6. Serial-Mode Interface Format (SER/
PAR
= VCC)
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
12 ______________________________________________________________________________________
Note 1: Connect LOAD to +5V (internal 400Ωloads on at all outputs).
Note 2: Program any one input to connect to any one output. See Table 1 or 2 for programming codes.
Note 3: Turn on the buffer at the selected output (Table 1 or 2).
Note 4: Drive the selected input with VIN, and measure VOUT at the -3dB frequency at the selected output.
Note 5: Program each numbered input to connect to the same numbered output (IN0 to OUT0, IN1 to OUT1, etc., for the MAX4456;
also IN4 to OUT0, IN5 to OUT1, etc., for the MAX4360.) See Table 1 or 2 for programming codes.
Note 6: Turn off all output buffers (Table 1 or 2).
Note 7: Drive all inputs with VIN, and measure VOUT at any output.
Note 8: Isolation (in dB) = 20log10 (VOUT/VIN).
Note 9: Turn on all output buffers (Table 1 or 2).
Note 10: Drive any one input with VIN, and measure VOUT at any undriven output.
Note 11: Crosstalk (in dB) = 20log10 (VOUT/VIN).
Note 12: Drive all but one input with VIN, and measure VOUT at the undriven output.
MAX4456
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
LOAD
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
VOUT
VOUT
VOUT
VOUT
VOUT
VOUT
VOUT
VOUT
+5V
MAX4456
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
LOAD
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
VOUT
+5V
MAX4456
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
LOAD
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
VOUT
VOUT
VOUT
VOUT
VOUT
VOUT
VOUT
+5V
MAX4456
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
LOAD
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
VOUT
+5V
VIN = 2VP-P, SWEEP FREQUENCY
RS = 75Ω
VIN = 2VP-P AT 5MHz
RS = 75Ω
VIN = 2VP-P AT 5MHz
RS = 75Ω
VIN = 2VP-P AT 5MHz
RS = 75Ω
-3dB BANDWIDTH (NOTES 1–4) ALL-CHANNEL OFF-ISOLATION (NOTES 1, 5–8)
ALL-HOSTILE CROSSTALK (NOTES 1, 5, 9, 11, 12)SINGLE-CHANNEL CROSSTALK (NOTES 1, 5, 9–11)
7 x 75Ω
75Ω
Dynamic Test Circuits
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
______________________________________________________________________________________ 13
Pin Configurations
TOP VIEW
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
V+
OUT0
D2
OUT1IN0
A1
D0/SER IN
D1/SER OUT
D3
OUT2
AGND
OUT3IN2
LOAD
IN1
A0
16
15
14
13
9
10
11
12
CE
LATCH
WR
V-SER/PAR
EDGE/LEVEL
IN3
DGND
SO
MAX4359
36
35
34
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
12
13
14
V+
OUT0
D2
OUT1
D3
OUT2
N.C.
V-
AGND
OUT3
CE
N.C.
N.C.
N.C.
N.C.
N.C.
N.C.
EDGE/LEVEL
IN3
DGND
IN2
LOAD
IN1
A0
IN0
A1
D0/SER IN
D1/SER OUT
SSOP
MAX4359
22
21
20
19
15
16
17
18 V-
N.C.
LATCH
WR
N.C.
SER/PAR
N.C.
N.C.
36
35
34
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
12
13
14
V+
OUT0
D2
OUT1
D3
OUT2
N.C.
V-
AGND
OUT3
CE
N.C.
N.C.
N.C.
IN5
V+
IN4
EDGE/LEVEL
IN3
DGND
IN2
LOAD
IN1
A0
IN0
A1
D0/SER IN
D1/SER OUT
SSOP
MAX4360
22
21
20
19
15
16
17
18 V-
N.C.
LATCH
WR
IN7
SER/PAR
IN6
AGND
40
39
38
37
36
35
34
33
32
31
1
2
3
4
5
6
7
8
9
10
V+
OUT0
D2
OUT1
A1
A2
D0/SER IN
D1/SER OUT
MAX4456
D3
OUT2
V-
OUT3
LOAD
IN1
A0
IN0
AGND
OUT4
DGND
IN2
30
29
28
27
26
25
24
23
22
21
AGND
OUT5
AGND
OUT6
V+
OUT7
CE
CE
LATCH
WR
11
12
13
14
15
16
17
18
19
20
EDGE/LEVEL
IN4
DGND
IN3
SER/PAR
IN6
V+
IN5
V-
IN7
DIP
SSOP.EPS
PACKAGE OUTLINE, 36L SSOP, 0.80 MM PITCH
1
1
21-0040 E
REV.DOCUMENT CONTROL NO.APPROVAL
PROPRIETARY INFORMATION
TITLE:
FRONT VIEW
MAX
0.011
0.104
0.017
0.299
0.013
INCHES
0.291
0.009
E
C
DIM
0.012
0.004
B
A1
MIN
0.096A
0.23
7.40 7.60
0.32
MILLIMETERS
0.10
0.30
2.44
MIN
0.44
0.29
MAX
2.65
0.040
0.020L0.51 1.02
H 0.4140.398 10.11 10.51
e 0.0315 BSC 0.80 BSC
D 0.6120.598 15.20 15.55
HE
A1 A
D
eB0∞-8∞
L
C
TOP VIEW
SIDE VIEW
1
36
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
14 ______________________________________________________________________________________
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
______________________________________________________________________________________ 15
SOICW.EPS
PACKAGE OUTLINE, .300" SOIC
1
1
21-0042 B
REV.DOCUMENT CONTROL NO.APPROVAL
PROPRIETARY INFORMATION
TITLE:
TOP VIEW
FRONT VIEW
MAX
0.012
0.104
0.019
0.299
0.013
INCHES
0.291
0.009
E
C
DIM
0.014
0.004
B
A1
MIN
0.093A
0.23
7.40 7.60
0.32
MILLIMETERS
0.10
0.35
2.35
MIN
0.49
0.30
MAX
2.65
0.050
0.016L0.40 1.27
0.5120.496D
D
MINDIM
D
INCHES
MAX
12.60 13.00
MILLIMETERS
MIN MAX
20 AC
0.447 0.463 AB11.7511.35 18
0.398 0.413 AA10.5010.10 16
N MS013
SIDE VIEW
H 0.4190.394 10.00 10.65
e 0.050 1.27
D 0.6140.598 15.20 2415.60 AD
D 0.7130.697 17.70 2818.10 AE
H
E
N
D
A1
B
e
A
0∞-8∞
C
L
1
VARIATIONS:
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
MAX4359/MAX4360/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
16 ______________________________________________________________________________________
PLCC.EPS
FAMILY PACKAGE OUTLINE:
20L, 28L, 44L, 52L, 68L PLCC
1
1
21-0049 D
REV.DOCUMENT CONTROL NO.APPROVAL
PROPRIETARY INFORMATION
TITLE:
D1
D
C
A2
B1
B
A1
A
A3 D2
e
D3
D1D
D3
N
22.61
20.320.800D3
D2 0.890 0.930
REF REF
23.62
4.20
2.29
3.69
0.51
0.33
0.66
0.23
9.78
8.89
7.37
5.08
12.32
11.43
9.91
7.62
17.40
16.51
14.99
12.70
MIN MIN
24.13
25.02
0.1200.090A1
REFD3 0.200
0.485
0.300
0.685
0.500
0.985
D
D1
D2
D3
D1
D
0.650
0.590
0.950
D
D1
D2
D3
0.450
0.390
0.695
0.656
0.630
0.958
0.995
REF
0.495
0.456
0.430
REF
0.050
0.385
INCHES
D
D1
D2
0.350
0.290
MIN
A2
A3
B
B1
C
e
0.145
0.020
0.013
0.026
0.009
0.395
0.356
0.330
MAX
0.156
0.021
0.032
---
0.011
INCHES
A 0.165
MIN
0.180
MAX
3.04
REF
28
44
68
17.65
16.66
16.00
REF
24.33
25.27
12.57
11.58
10.92
REF
AC
AE
AB
10.03
9.04
8.38
MAX N
20
3.96
---
0.53
0.81
0.28
1.27
AA
4.57
MAX
NOTES:
1. D1 DOES NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED
.20mm (.008") PER SIDE.
3. LEADS TO BE COPLANAR WITHIN .10mm.
4. CONTROLLING DIMENSION: MILLIMETER
5. MEETS JEDEC MO047-XX AS SHOWN IN TABLE.
6. N = NUMBER OF PINS.
REFREFD3 0.600 15.24
17.53
19.05
19.94
D1
D2
D
0.750
0.690
0.785
0.756
0.795
0.730
52
19.20
20.19
18.54
AD
MILLIMETERSMILLIMETERS
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
MAX4359/MAX4560/MAX4456
Low-Cost 4x4, 8x4, 8x8
Video Crosspoint Switches
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 17
© 2007 Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc.
PDIPW.EPS
PACKAGE OUTLINE, .600" PDIP
1
1
21-0044 B
REV.DOCUMENT CONTROL NO.APPROVAL
PROPRIETARY INFORMATION
TITLE:
TOP VIEW
FRONT VIEW
0.700
MAX
-
0.200
0.020
0.080
0.009
0.625
0.012
0.065
0.600 BSC
INCHES
E1
-
eA
eB
0.005
0.600
0.008
D1
E
C
DIM
0.045
0.016
0.055
0.015
B
B1
A1
A3
MIN
-A
15.24 BSC
-
0.13
0.21
15.24
17.78
0.22
15.87
0.30
MILLIMETERS
0.39
0.41
1.40
1.14
-
MIN
0.51
1.65
-
2.03
MAX
5.08
A2 0.125 0.175 3.18 4.45
0.525 0.575 13.34 14.61
e0.100 BSC 2.54 BSC
0.150
0.120L3.05 3.81
2.0752.025D
D
MINDIM
D
INCHES
MAX
51.44 52.71
MILLIMETERS
MIN MAX
40 AC
1.430 1.470 AB37.3436.32 28
1.230 1.270 AA32.2631.24 24
N MS011
N
D
A
L
A1
e
B
B1
A2
A3
E1
E
C
eA
eB
0∞-15∞
SIDE VIEW
1
D1
VARIATIONS:
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
Revision History
Pages changed at Rev 2: 1, 6, 8, 9, 14–17
ENGLISH • ???? • ??? • ???
WHAT'S NEW
PRODUCTS
SOLUTIONS
DESIGN
APPNOTES
SUPPORT
BUY
COMPANY
MEMBERS
MAX4456
Part Number Table
Notes:
See the MAX4456 QuickView Data Sheet for further information on this product family or download the
MAX4456 full data sheet (PDF, 444kB).
1.
Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.2.
Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within
one business day.
3.
Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See full
data sheet or Part Naming Conventions.
4.
* Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the
product uses.
5.
Part Number
Free
Sample
Buy
Direct
Package:
TYPE PINS SIZE
DRAWING CODE/VAR *
Temp
RoHS/Lead-Free?
Materials Analysis
MAX4456CPL
PDIP;40 pin;.600"
Dwg: 21-0044B (PDF)
Use pkgcode/variation: P40-2*
0C to +70C
RoHS/Lead-Free: No
Materials Analysis
MAX4456CPL+
PDIP;40 pin;.600"
Dwg: 21-0044B (PDF)
Use pkgcode/variation: P40+2*
0C to +70C
RoHS/Lead-Free: Yes
Materials Analysis
MAX4456EPL
PDIP;40 pin;.600"
Dwg: 21-0044B (PDF)
Use pkgcode/variation: P40-2*
-40C to +85C
RoHS/Lead-Free: No
Materials Analysis
MAX4456EPL+
PDIP;40 pin;.600"
Dwg: 21-0044B (PDF)
Use pkgcode/variation: P40+2*
-40C to +85C
RoHS/Lead-Free: Yes
Materials Analysis
MAX4456CQH-TD
PLCC;44 pin;.653" sq.
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44-2*
0C to +70C
RoHS/Lead-Free: No
Materials Analysis
MAX4456CQH+TD
PLCC;44 pin;.653" SQ
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44+2*
0C to +70C
RoHS/Lead-Free: Yes
Materials Analysis
MAX4456CQH+D
PLCC;44 pin;.653" SQ
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44+2*
0C to +70C
RoHS/Lead-Free: Yes
Materials Analysis
MAX4456CQH-D
PLCC;44 pin;.653" sq.
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44-2*
0C to +70C
RoHS/Lead-Free: No
Materials Analysis
MAX4456EQH-TD
PLCC;44 pin;.653" sq.
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44-2*
-40C to +85C
RoHS/Lead-Free: No
Materials Analysis
MAX4456EQH-D
PLCC;44 pin;.653" sq.
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44-2*
-40C to +85C
RoHS/Lead-Free: No
Materials Analysis
MAX4456EQH+D
PLCC;44 pin;.653" SQ
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44+2*
-40C to +85C
RoHS/Lead-Free: Yes
Materials Analysis
MAX4456EQH+TD
PLCC;44 pin;.653" SQ
Dwg: 21-0049D (PDF)
Use pkgcode/variation: Q44+2*
-40C to +85C
RoHS/Lead-Free: Yes
Materials Analysis
Didn't Find What You Need?
CONTACT US: SEND US AN EMAIL
C opyright 2007 by Maxim Integrated P roducts, Dallas Semiconductor • Legal Notices • Privacy P olicy