1/13
WIDE GAIN BANDWIDTH : 1.3MHz
LARGE VOLTAGE GAIN : 100dB
VERY LOW SUPPLY CURRENT/AMPLI :
375µA
LOW INPUT BIAS CURRENT : 20nA
LOW INPUT OFFSET VOLTAGE : 3mV max.
LOW INPUT OFFSET CURRENT : 2nA
WIDE POWER SUPPLY RA NGE :
SINGLE SUPPLY : +3V TO +30V
DUAL SUPPLIES : ±1.5V TO ±15V
INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GROUND
ESD INTERNAL PROTECTION : 2kV
DESCRIPTION
These circuits consist of four independent, high
gain, internally frequency compensated operation-
al amplifiers. They operate from a single power
supply over a wide range of voltages. Operation
from split po wer supplies is also possible and t he
low power supply current drain is independent of
the magnitude of the power supply voltage.
All the pins are protected against electrostatic dis-
charges up to 2000V (as a consequence, the input
voltages m ust no t exceed the m agnitude o f VCC+
or VCC-.)
ORDER CODE
N = Dual in Line Package (DIP)
D = Small Outline Package (SO) - also available in Tape & Reel (DT)
P = Thin Shrink Small Outline Package (TSSOP) - onl y available in Tape
&Reel (PT)
PIN CONNECTIONS (top view )
Part
Number Temperature
Range Package
NDP
LM124A -55°C, +125°C ••
LM224A -40°C, +105°C ••
LM324A 0°C, +70°C ••
Example : LM224AN
N
DIP14
(Plastic Package)
D
SO14
(Plastic Micropackage)
N
DIP14
(Plastic Package)
P
TSSOP14
(Thin Shrink Small Outline Package)
Inverting Input 2
Non-inverting Input 2
Non-inverting Input 1
CC
V
-
CC
V
1
2
3
4
8
5
6
7
9
10
11
12
13
14
+
Output 3
Output 4
Non-inverting Input 4
Inverting Input 4
Non-inverting Input 3
Inverting Input 3
-
+
-
+
-
+
-
+
Output 1
Inverting Input 1
Output 2
LM124A
LM224A - LM324A
LOW POWER QUAD OPERATIONAL AMPLIFIERS
March 2001
LM124A-LM224A-LM324A
2/13
SCHEMATIC DIAGRAM (1/4 LM124 A)
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter LM124A LM224A LM324A Unit
VCC Supply voltage ±16 or 32 V
ViInput Voltage -0.3 to +32 V
Vid Differential Input Voltage 1)
1. Either or both input voltages must not exceed the magnitude of VCC+ or VCC-.
+32 +32 +32 V
Ptot Power Dissipation N Suffix
D Suffix 500 500
400 500
400 mW
mW
Output Short-circuit Duration 2)
2. Short-circuits from the output to VC C can cause excessive heating if VCC > 15V. The maximum output current is approximately 40mA i ndependent
of the magnitude of VCC. Destructive dissipation can result from simultaneous short-circuit on al l amplifiers.
Infinite
Iin Input Current 3)
3. This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP
transis tor becomi ng forward biased and t her eby acti ng as input diodes clamps. I n addition t o thi s diode action, ther e is als o NPN parasi tic act ion on
the IC chip. this transistor action can cause the output voltages of the Op-amps to go to the VCC voltage level (or to ground for a large overdrive)
for the time duration than an input is driven negative.
This is not destructive and normal output will set up again for input voltage higher than -0.3V.
50 50 50 mA
Toper Opearting Free-air Temperature Range -55 to +125 -40 to +105 0 to +70 °C
Tstg Storage Temperature Range -65 to +150 -65 to +150 -65 to +150 °C
LM124A-LM224A-LM324A
3/13
ELECTRICAL CHARACTERISTICS
VCC+ = +5V, VCC-= Ground, Vo = 1.4V, Tamb = +25°C (unless otherwise specified)
Symbol Parameter Min. Typ. Max. Unit
Vio Input Offset Voltage - note 1)
Tamb = +25°C
Tmin Tamb Tmax
23
5
mV
Iio
Input Offset Current
Tamb = +25°C
Tmin Tamb Tmax 220
40
nA
Iib Input Bias Current - note 2)
Tamb = +25°C
Tmin Tamb Tmax
20 100
200
nA
Avd
Large Signal Voltage Gain
VCC+ = +15V, RL = 2kΩ, Vo = 1.4V to 11.4V
Tamb = +25°C
Tmin Tamb Tmax
50
25 100
V/mV
SVR
Supply Voltage Rejection Ratio (Rs 10k)
VCC+ = 5V to 30V
Tamb = +25°C
Tmin Tamb Tmax
65
65 110
dB
ICC
Supply Current, all Amp, no load
Tamb = +25°C VCC = +5V
VCC = +30V
Tmin Tamb Tmax VCC = +5V
VCC = +30V
0.7
1.5
0.8
1.5
1.2
3
1.2
3
mA
Vicm
Input Common Mode Voltage Range
VCC = +30V - note 3)
Tamb = +25°C
Tmin Tamb Tmax
0
0
VCC
-1.5
VCC -2
V
CMR Common Mode Rejection Ratio (Rs 10k)
Tamb = +25°C
Tmin Tamb Tmax
70
60 80 dB
Isource Output Current Source (Vid = +1V)
VCC = +15V, Vo = +2V 20 40 70 mA
Isink
Output Sink Current (Vid = -1V)
VCC = +15V, Vo = +2V
VCC = +15V, Vo = +0.2V 10
12 20
50 mA
µA
VOH
High Level Output Voltage
VCC = +30V
Tamb = +25°C RL = 2k
Tmin Tamb Tmax
Tamb = +25°C RL = 10k
Tmin Tamb Tmax
VCC = +5V, RL = 2k
Tamb = +25°C
Tmin Tamb Tmax
26
26
27
27
3.5
3
27
28
V
VOL Low Level Output Voltage (RL = 10k)
Tamb = +25°C
Tmin Tamb Tmax
520
20
mV
LM124A-LM224A-LM324A
4/13
SR Slew Rate
VCC = 15V, Vi = 0.5 to 3V, RL = 2k, CL = 100pF, unity Gain 0.4 V/µs
GBP Gain Bandwidth Product
VCC = 30V, f =100kHz,Vin = 10mV, RL = 2k, CL = 100pF 1.3 MHz
THD Total Harmonic Distortion
f = 1kHz, Av = 20dB, RL = 2kΩ, Vo = 2Vpp, CL = 100pF, VCC = 30V 0.015 %
enEquivalent Input Noise Voltage
f = 1kHz, Rs = 100Ω, VCC = 30V 40
DVio Input Offset Voltage Drift 7 30 µV/°C
DIIio Input Offset Current Drift 10 200 pA/°C
Vo1/Vo2 Channel Separation - note 4)
1kHz f 20kHZ 120 dB
1. The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the ou tput so no loading change
exists on the input lines.
2. Vo = 1.4V, Rs = 0, 5V < VCC+ < 30V, 0 < Vic < VCC+ - 1.5V
3. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the
common-mode voltage range is VCC+ - 1.5V, but either or both inputs can go to +32V without damage.
4. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically
can be detected as this type of capacitance increases at higher fr equences.
Symbol Parameter Min. Typ. Max. Unit
nV
Hz
------------
LM124A-LM224A-LM324A
5/13
-55-35-15 5 25 45 65 85 105 125
AMBIENT TEMPERATURE (°C)
24
21
18
15
9
12
6
3
0
INPUT BIAS CURRENT
versus AMBIENT TEMPERATURE
IB (nA)
SUPPLY CURRENT (mA)
SUPPLY CURRENT
0102030
T
amb = -55°C
VCC
mA ID
-
+
Tamb = 0°C to +125°C
POSITIVE SUPPLY VOLTAGE (V)
4
3
2
1
LM124A-LM224A-LM324A
6/13
LM124A-LM224A-LM324A
7/13
TYPICA L SINGLE - SUPPL Y APPLICATIONS
AC COUPLED IN VERTING AMPLIFI ER
AC COUPLED NON INVERTING AMPLIFIER
LM124A-LM224A-LM324A
8/13
TYPICA L SINGLE - SUPPLY APPLI C ATIONS
NON-INVERTI NG DC GAIN
HIGH INP U T Z ADJ US TABLE GA IN DC
INSTR UMEN TATION AMPL IFIER
DC SUMMING AMPLIFIER
LOW DRIFT PEAK DETECTOR
if R1 = R5 and R3 = R4 = R6 = R7
e0 = (e 2 -e1)
As show n e0 = 101 (e2 - e1).
12R1
R2
-----------+
e0 = e1 +e 2 -e 3 -e4
Where (e1 +e2) (e3 +e4)
to keep e0 0V
LM124A-LM224A-LM324A
9/13
TYPICA L SINGLE - SUPPLY APPLI C ATIONS
ACTIVER BAN DPASS FILTER HIGH INPUT Z, DC DIFFERENTIAL AMPLIFIER
USING SYMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (G ENERAL CONCEPT)
Fo = 1kHz
Q = 50
Av = 100 (40dB)
For
(CM RR depends on this res istor ratio m atch)
R1
R2
------- R4
R3
-------=
e0 (e2 - e1)
As shown e0 = (e2 - e1)
1R4
R3
-------+


LM124A-LM224A-LM324A
10/13
MACROMODEL
** Standard Linear Ics Macromodels, 1993.
** CONNECTIONS :
* 1 INVERTING INPUT
* 2 NON-INVERTING INP UT
* 3 OU TP UT
* 4 POSITIVE PO WER SUPPLY
* 5 NEGATIVE PO WE R SUPP LY
.SUBCKT LM124 1 3 2 4 5 (analog)
*******************************************************
.MODEL MDTH D IS=1E-8 KF=3.104131E-15
CJO=10F
* INPUT STAGE
CIP 2 5 1.000000E-12
CIN 1 5 1.000000E-12
EIP 10 5 2 5 1
EIN 16 5 1 5 1
RIP 10 11 2.600000E+01
RIN 15 16 2.600000E+01
RIS 11 15 2.003862E+02
DIP 11 12 MDTH 400E-12
DIN 15 14 MDTH 400E-12
VOFP 12 13 DC 0
VO FN 13 14 DC 0
IPOL 13 5 1.00 0000E -05
CPS 11 15 3.783376E-09
DINN 17 13 MDTH 400E-12
VIN 17 5 0.000000e+00
DINR 15 18 MDTH 400E-12
VIP 4 18 2.000000E+ 00
FCP 4 5 VOFP 3.400000E +01
FCN 5 4 VOFN 3.400 000E+01
FIBP 2 5 VOF N 2.000000E -03
FIBN 5 1 VO FP 2.000 000E-03
* AMPLI FYING STAGE
FIP 5 19 VOFP 3.600000E +02
FIN 5 19 VOFN 3.600000 E+ 02
RG1 19 5 3.6529 97E +06
RG2 19 4 3.6529 97E +06
CC 19 5 6.0 00000E-09
DOP M 19 22 MDTH 400E -12
DONM 21 19 MDTH 400E-12
HOP M 22 28 VOUT 7.500000 E+ 03
VIP M 28 4 1.500000E +02
HONM 21 27 VOUT 7.500000E+03
VINM 5 27 1.500000E+02
EOUT 26 23 19 5 1
VO UT 23 5 0
ROUT 26 3 20
COUT 3 5 1.000000E -12
DOP 19 25 MDTH 400E-12
VO P 4 25 2.242230E+00
DON 24 19 MDTH 400E-12
VON 24 5 7.922301E-01
.ENDS
ELECTRICAL CHARACTERISTICS
Vcc+ = + 15V, Vcc- = 0V, Tamb = 25°C (unless otherwise specified)
Symbol Conditions Value Unit
Vio 0mV
A
vd RL = 2k100 V/mV
Icc No load, per amplifier 350 µA
Vicm -15 to +13.5 V
VOH RL = 2k(VCC+=15V) +13.5 V
VOL RL = 10k5mV
I
os Vo = +2V, VCC = +15V +40 mA
GBP RL = 2kΩ, CL = 100pF 1.3 MHz
SR RL = 2kΩ, CL = 100pF 0.4 V/µs
LM124A-LM224A-LM324A
11/13
PACKAGE MECHANICAL DATA
14 PINS - PLASTIC DIP
Dim. Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
a1 0.51 0.020
B 1.39 1.65 0.055 0.065
b 0.5 0.020
b1 0.25 0.010
D 20 0.787
E 8.5 0.335
e 2.54 0.100
e3 15.24 0.600
F 7.1 0.280
i 5.1 0.201
L 3.3 0.130
Z 1.27 2.54 0.050 0.100
LM124A-LM224A-LM324A
12/13
PACKAGE MECHANICAL DATA
14 PINS - PLASTIC MICROPACKAGE (SO)
Dim. Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
A 1.75 0.069
a1 0.1 0.2 0.004 0.008
a2 1.6 0.063
b 0.35 0.46 0.014 0.018
b1 0.19 0.25 0.007 0.010
C 0.5 0.020
c1 45° (typ.)
D (1) 8.55 8.75 0.336 0.344
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 7.62 0.300
F (1) 3.8 4.0 0.150 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.020 0.050
M 0.68 0.027
S 8° (max.)
Note : (1) D and F do not include mold flash or protrusions - Mold flash or protrusions shall not exceed 0.15mm (.066 inc) ONLY FOR DATA BOOK.
DM
F
14
17
8
be3 eE
LG
C
c1
A
a2
a1
b1
s
LM124A-LM224A-LM324A
13/13
Information furnished is believed to be accurat e and reliable . However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by i m pl i cati on or otherwise und er any pate nt or pate nt rights of ST M i cro el ectronics. Speci ficatio ns ment i oned in this publ i cation a re subjec t
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics produ cts are not
author iz ed fo r use as critical co mpon ents in lif e support devic es or syste m s w i thout express written approv al of ST M icroelect ronics .
© The ST logo is a registered tr ademark of STMi croelectronics
© 2001 ST M i croe l ectr oni cs - Print ed i n Ita l y - A l l Rights Reser ved
STMicroelectronic s GROUP OF COMPANIE S
Aust rali a - Bra zi l - China - F i nla nd - France - Germany - Hon g Kong - India - I taly - J apan - M al ays i a - Malt a - M orocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http ://www.s t.com
PACKAGE MECHANICAL DATA
14 PINS - THIN SHRINK SMALL OUT L INE PAC KAG E (TSSOP)
Dim. Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
A 1.20 0.05
A1 0.05 0.15 0.01 0.006
A2 0.80 1.00 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.15
c 0.09 0.20 0.003 0.012
D 4.90 5.00 5.10 0.192 0.196 0.20
E 6.40 0.252
E1 4.30 4.40 4.50 0.169 0.173 0.177
e 0.65 0.025
k
l 0.50 0.60 0.75 0.09 0.0236 0.030
c
E1
k
L
E
e
b
D
PIN 1 IDENTIFICATION
1
78
14
SEATING
PLANE
C
aaa C
0,25 mm
.010 inch
GAGE PLANE
L1
A
A2 A1