LM4876
www.ti.com
SNAS054E FEBRUARY 2000REVISED MAY 2013
LM4876 1.1W Audio Power Amplifier with Logic Low
Shutdown
Check for Samples: LM4876
1FEATURES DESCRIPTION
The LM4876 is a single 5V supply bridge-connected
2 Does Not Require Output Coupling Capacitors, audio power amplifier capable of delivering 1.1W (typ)
Bootstrap Capacitors, Or Snubber Circuits of continuous average power to an 8load with 0.5%
10-pin VSSOP and 8-pin SOIC Packages THD+N.
Unity-Gain Stable Like other audio amplifiers in the Boomer series, the
External Gain Set LM4876 is designed specifically to provide high
quality output power with a minimal amount of
APPLICATIONS external components. The LM4876 does not require
output coupling capacitors, bootstrap capacitors, or
Mobile Phones snubber networks. It is perfectly suited for low-power
Portable Computers portable systems.
Desktop Computers The LM4876 features an active low externally
Low-Voltage Audio Systems controlled, micro-power shutdown mode. Additionally,
the LM4876 features an internal thermal shutdown
KEY SPECIFICATIONS protection mechanism. For PCB space efficiency, the
LM4876 is available in VSSOP and SOIC surface
THD+N at 1kHz for 1W Continuous Average mount packages.
Output Power into 80.5% (max) The unity-gain stable LM4876's closed loop gain is
Output Power At 1kHz Into 8with 10% set using external resistors.
THD+N 1.5 W (typ)
Shutdown Current 0.01µA (typ)
Supply Voltage Range 2.0V to 5.5 V
Typical Application
Figure 1. Typical LM4876 Audio Amplifier Application Circuit
Numbers in ( ) are specific to the 10-pin VSSOP package.
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2000–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LM4876
SNAS054E FEBRUARY 2000REVISED MAY 2013
www.ti.com
Connection Diagrams
Figure 2. VSSOP Package Top View
See Package Number DGS
Figure 3. SOIC Package Top View
See Package Number D
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
Supply Voltage 6.0V
Storage Temperature 65°C to +150°C
Input Voltage 0.3V to VDD +0.3V
Power Dissipation(3) Internally Limited
ESD Susceptibility(4) 2500V
ESD Susceptibility(5) 250V
Junction Temperature 150°C
Vapor Phase (60 sec.) 215°C
Soldering Information Small Outline Package Infrared (15 sec.) 220°C
θJC (typ)—DGS 56°C/W
θJA (typ)—DGS 210°C/W
θJC (typ)—D 35°C/W
θJA (typ)—D 140°C/W
(1) If Military/Aerospace specified devices are required, please contact the Texas Instruments' Sales Office/ Distributors for availability and
specifications.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical
specifications under particular test conditions that ensure specific performance limits. This assumes that the device operates within the
Operating Ratings. Specifications are not ensured for parameters where no limit is given. The typical value, however, is a good
indication of device performance.
(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX,θJA, and the ambient temperature
TA. The maximum allowable power dissipation is PDMAX = (TJMAX–TA)/θJA or the number given in Absolute Maximum Ratings, whichever
is lower. For the LM4876, TJMAX = 150°C. The typical junction-to-ambient thermal resistance is 140°C/W for the D package and
210°C/W for the DGS package.
(4) Human body model, 100 pF discharged through a 1.5 kresistor.
(5) Machine Model, 220 pF–240 pF discharged through all pins.
Operating Ratings
Temperature Range TMIN TATMAX 40°C TA85°
Supply Voltage 2.0V VDD 5.5V
2Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LM4876
LM4876
www.ti.com
SNAS054E FEBRUARY 2000REVISED MAY 2013
Electrical Characteristics(1)(2)
The following specifications apply for VDD = 5V unless otherwise specified. Limits apply for TA= 25°C.
LM4876 Units
Symbol Parameter Conditions (Limits)
Typical (3) Limit (4)
2.0 V (min)
VDD Supply Voltage 5.5 V (max)
IDD Quiescent Power Supply Current VIN = 0V, Io= 0A 6.5 10.0 mA (max)
ISD Shutdown Current VPIN1 = 0V 0.01 2 µA (max)
VOS Output Offset Voltage VIN = 0V 5 50 mV (max)
THD = 0.5% (max); f = 1 kHz; RL= 81.10 W (min)
PoOutput Power 1.0
THD+N = 10%; f = 1 kHz; RL= 81.5 W
THD+N Po= 1 Wrms; AVD = 2; 20 Hz f20 0.25 %
Total Harmonic Distortion+Noise kHz; RL= 8
PSRR Power Supply Rejection Ratio VDD = 4.9V to 5.1V 65 dB
(1) All voltages are measured with respect to the ground pin, unless otherwise specified.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical
specifications under particular test conditions that ensure specific performance limits. This assumes that the device operates within the
Operating Ratings. Specifications are not ensured for parameters where no limit is given. The typical value, however, is a good
indication of device performance.
(3) Typicals are measured at 25°C and represent the parametric norm.
(4) Limits are ensured to AOQL (Average Outgoing Quality Level).
Electrical Characteristics VDD = 5/3.3/2.6V LM4876 Units
Symbol Parameter Conditions (Limits)
Typical(1) Limit(2)
VIH Shutdown Input Voltage High 1.2 V(min)
VIL Shutdown Input Voltage Low 0.4 V(max)
(1) Typicals are measured at 25°C and represent the parametric norm.
(2) Limits are ensured to AOQL (Average Outgoing Quality Level).
External Components Description
(Figure 1)
Components Functional Description
1. RiInverting input resistance which sets the closed-loop gain in conjunction with Rf. This resistor also forms a high pass
filter with Ciat fC= 1/(2πRiCi).
2. CiInput coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a highpass filter with
Riat fC= 1/(2πRiCi). Refer to the section, SELECTING PROPER EXTERNAL COMPONENTS, for an explanation of
how to determine the value of Ci.
3. RfFeedback resistance which sets the closed-loop gain in conjunction with Ri.
4. CSSupply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY BYPASSING section for
information concerning proper placement and selection of the supply bypass capacitor.
5. CBBypass pin capacitor which provides half-supply filtering. Refer to the section, SELECTING PROPER EXTERNAL
COMPONENTS, for information concerning proper placement and selection of CB.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM4876
LM4876
SNAS054E FEBRUARY 2000REVISED MAY 2013
www.ti.com
Typical Performance Characteristics
THD+N vs Frequency THD+N vs Frequency
Figure 4. Figure 5.
THD+N vs Frequency THD+N vs Output Power
Figure 6. Figure 7.
THD+N vs Output Power THD+N vs Output Power
Figure 8. Figure 9.
4Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LM4876
LM4876
www.ti.com
SNAS054E FEBRUARY 2000REVISED MAY 2013
Typical Performance Characteristics (continued)
Output Power vs Supply Voltage Output Power vs Supply Voltage
Figure 10. Figure 11.
Output Power vs Supply Voltage Output Power vs Supply Voltage
Figure 12. Figure 13.
Output Power vs Load Resistance Power Dissipation vs Output Power
Figure 14. Figure 15.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM4876
LM4876
SNAS054E FEBRUARY 2000REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (continued)
Power Derating Curve Clipping Voltage vs Supply Voltage
Figure 16. Figure 17.
Noise Floor Frequency Response vs Input Capacitor Size
Figure 18. Figure 19.
Power Supply Rejection Ratio Open Loop Frequency Response
Figure 20. Figure 21.
6Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LM4876
LM4876
www.ti.com
SNAS054E FEBRUARY 2000REVISED MAY 2013
Typical Performance Characteristics (continued)
Supply Current vs Shutdown Voltage
Supply Current vs Supply Voltage LM4876 @ VDD = 5/3.3/2.6Vdc
Figure 22. Figure 23.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM4876
LM4876
SNAS054E FEBRUARY 2000REVISED MAY 2013
www.ti.com
APPLICATION INFORMATION
BRIDGE CONFIGURATION EXPLANATION
As shown in Figure 1, the LM4876 consists of two operational amplifiers. External resistors Rfand Riset the
closed-loop gain of Amp1, whereas two internal 40kresistors set Amp2's gain at -1. The LM4876 drives a load,
such as a speaker, connected between the two amplifier outputs, Vo1 and Vo2 .
Figure 1 shows that the Amp1 output serves as the Amp2 input, which results in both amplifiers producing
signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed
between Vo1 and Vo2 and driven differentially (commonly referred to as "bridge mode"). This results in a
differential gain of
AVD = 2 * (Rf/Ri) (1)
Bridge mode is different from single-ended amplifiers that drive loads connected between a single amplifier's
output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended
configuration: its differential output doubles the voltage swing across the load. This results in four times the
output power when compared to a single-ended amplifier under the same conditions. This increase in attainable
output power assumes that the amplifier is not current limited or that the output signal is not clipped. To ensure
minimum output signal clipping when choosing an amplifier's closed-loop gain, refer to the AUDIO POWER
AMPLIFIER DESIGN section.
Another advantage of the differential bridge output is no net DC voltage across the load. This results from biasing
Vo1 and Vo2 at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers
require. Eliminating an output coupling capacitor in a single-ended configuration forces a single-supply amplifier's
half-supply bias voltage across the load. The current flow created by the half-supply bias voltage increases
internal IC power dissipation and may permanently damage loads such as speakers.
POWER DISSIPATION
Power dissipation is a major concern when designing a successful bridged or single-ended amplifier. Equation 2
states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and
driving a specified output load.
PDMAX = (VDD)2/(2π2RL) Single-Ended (2)
However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher
internal power dissipation for the same conditions.
The LM4876 has two operational amplifiers in one package and the maximum internal power dissipation is four
times that of a single-ended amplifier. Equation 3 states the maximum power dissipation for a bridge amplifier.
However, even with this substantial increase in power dissipation, the LM4876 does not require heatsinking.
From Equation 3, assuming a 5V power supply and an 8load, the maximum power dissipation point is 633mW.
PDMAX = 4*(VDD)2/(2π2RL) Bridge Mode (3)
The maximum power dissipation point given by Equation 3 must not exceed the power dissipation given by
Equation 4:
PDMAX = (TJMAX -TA) /θJA (4)
The LM4876's TJMAX = 150°C. In the D package, the LM4876's θJA is 140°C/W. At any given ambient
temperature TA, use Equation 4 to find the maximum internal power dissipation supported by the IC packaging.
Rearranging Equation 4 results in Equation 5. This equation gives the maximum ambient temperature that still
allows maximum power dissipation without violating the LM4876's maximum junction temperature.
TA= TJMAX - PDMAX θJA (5)
For a typical application with a 5V power supply and an 8W load, the maximum ambient temperature that allows
maximum power dissipation without exceeding the maximum junction temperature is approximately 61°C.
TJMAX = PDMAX θJA + TA(6)
8Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LM4876
LM4876
www.ti.com
SNAS054E FEBRUARY 2000REVISED MAY 2013
For the VSSOP10A package, θJA = 210°C/W. Equation 6 shows that TJMAX , for the VSSOP10 package, is 158°C
for an ambient temperature of 25°C and using the same 5V power supply and an 8load. This violates the
LM4876's 150°C maximum junction temperature when using the VSSOP10A package. Reduce the junction
temperature by reducing the power supply voltage or increasing the load resistance. Further, allowance should
be made for increased ambient temperatures. To achieve the same 61°C maximum ambient temperature found
for the SOIC8 package, the VSSOP10 packaged part should operate on a 4.1V supply voltage when driving an
8load. Alternatively, a 5V supply can be used when driving a load with a minimum resistance of 12for the
same 61°C maximum ambient temperature.
Fully charged Li-ion batteries typically supply 4.3V to portable applications such as cell phones. This supply
voltage allows the LM4876 to drive loads with a minimum resistance of 9without violating the maximum
junction temperature when the maximum ambient temperature is 61°C.
The above examples assume that a device is a surface mount part operating around the maximum power
dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are
allowed as output power or duty cycle decreases.
If the result of Equation 3 is greater than that of Equation 4, then decrease the supply voltage, increase the load
impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to
reduce θJA. The heat sink can be created using additional copper area around the package, with connections to
the ground pin(s), supply pin and amplifier output pins. When adding a heat sink, the θJA is the sum of θJC,θCS,
and θSA. ( θJC is the junction-to-case thermal impedance, θCS is the case-to-sink thermal impedance, and θSA is
the sink-to-ambient thermal impedance.) Refer to the Typical Performance Characteristics curves for power
dissipation information at lower output power levels.
POWER SUPPLY BYPASSING
As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply
rejection. Applications that employ a 5V regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to
stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response.
However, their presence does not eliminate the need for local bypass capacitance at the LM4876's supply pins.
Keep the length of leads and traces that connect capacitors between the LM4876's power supply pin and ground
as short as possible. Connecting a 1µF capacitor between the BYPASS pin and ground improves the internal
bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin
capacitor value increases. Too large, however, and the amplifier's click and pop performance can be
compromised. The selection of bypass capacitor values, especially CB, depends on desired PSRR requirements,
click and pop performance (as explained in the section, SELECTING PROPER EXTERNAL COMPONENTS),
system cost, and size constraints.
MICRO-POWER SHUTDOWN
The voltage applied to the SHUTDOWN pin controls the LM4876's shutdown function. Activate micro-power
shutdown by applying a voltage below 400mV to the SHUTDOWN pin. When active, the LM4876's micro-power
shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. Though the LM4876 is in
shutdown when 400mV is applied to the SHUTDOWN pin, the supply current may be higher than 0.01µA (typ)
shutdown current. Therefore, for the lowest supply current during shutdown, connect the SHUTDOWN pin to
ground. The relationship between the supply voltage, the shutdown current, and the voltage applied to the
SHUTDOWN pin is shown in Typical Performance Characteristics curves.
There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw
switch, a microprocessor, or a microcontroller. When using a switch, connect an external pull-down resistor
between the SHUTDOWN pin and GND. Connect the switch between the SHUTDOWN pin and VCC. Select
normal amplifier operation by closing the switch. Opening the switch connects the SHUTDOWN pin to GND
through the pull-down resistor, activating micro-power shutdown. The switch and resistor ensure that the
SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or a
microcontroller, use a digital output to apply the control voltage to the SHUTDOWN pin. Driving the SHUTDOWN
pin with active circuitry eliminates the pull down resistor.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LM4876
LM4876
SNAS054E FEBRUARY 2000REVISED MAY 2013
www.ti.com
SELECTING PROPER EXTERNAL COMPONENTS
Optimizing the LM4876's performance requires properly selecting external components. Though the LM4876
operates well when using external components with wide tolerances, best performance is achieved by optimizing
component values.
The LM4876 is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more
than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-
noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain demands
input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources
such as audio CODECs have outputs of 1VRMS (2.83VP-P). Please refer to the AUDIO POWER AMPLIFIER
DESIGN section for more information on selecting the proper gain.
Input Capacitor Value Selection
Amplifying the lowest audio frequencies requires high value input coupling capacitor (Ciin Figure 1). A high value
capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however,
the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below
150 Hz. Applications using speakers with this limited low frequency response reap little improvement by using a
large input capacitor.
Besides affecting system cost and size, Cialso affects the LM4876's click and pop performance. When the
supply voltage is first applied, a transient (pop) is created as the charge on the input capacitor changes from zero
to a quiescent state. The magnitude of the pop is directly proportional to the input capacitor's size. Higher value
capacitors need more time to reach a quiescent DC voltage (usually VCC/2) when charged with a fixed current.
The amplifier's output charges the input capacitor through the feedback resistor, Rf. Thus, pops can be
minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -3dB
frequency.
As shown in Figure 1, the input resistor (RI) and the input capacitor, CIproduce a -3dB high pass filter cutoff
frequency that is found using Equation 7.
f-3dB = 2πRINCI(7)
As an example when using a speaker with a low frequency limit of 150Hz, Equation 7 gives a value of Ciequal to
0.1µF. The 0.22µF Cishown in Figure 1 allows for a speaker whose response extends down to 75Hz.
Bypass Capacitor Value Selection
Besides minimizing the input capacitor size, careful consideration should be paid to value of, CB, the capacitor
connected to the BYPASS pin. Since CBdetermines how fast the LM4876 settles to quiescent operation, its
value is critical when minimizing turn-on pops. The slower the LM4876's outputs ramp to their quiescent DC
voltage (nominally 1/2 VDD), the smaller the turn-on pop. Choosing CBequal to 1.0µF along with a small value of
Ci(in the range of 0.1µF to 0.39µF), produces a click-less and pop-less shutdown function. As discussed above,
choosing Cias small as possible helps minimize clicks and pops.
AUDIO POWER AMPLIFIER DESIGN
Audio Amplifier Design: Driving 1W into an 8Load
The following are the desired operational parameters:
Power Output 1WRMS
Load Impedance 8
Input Level 1VRMS
Input Impedance 20k
Bandwidth 100Hz–20kHz ± 0.25dB
10 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LM4876
LM4876
www.ti.com
SNAS054E FEBRUARY 2000REVISED MAY 2013
The design begins by specifying the minimum supply voltage necessary to obtain the specified output power.
One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the Typical
Performance Characteristics section. Another way, using Equation 8, is to calculate the peak output voltage
necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout
voltage, two additional voltages, based on the Dropout Voltage vs Supply Voltage in the Typical Performance
Characteristics curves, must be added to the result obtained by Equation 8. This results in Equation 9.
(8)
VCC (VOUTPEAK + (VODTOP + VODBOT)) (9)
The Output Power vs Supply Voltage graph for an 8load indicates a minimum supply voltage of 4.6V. This is
easily met by the commonly used 5V supply voltage. The additional voltage creates the benefit of headroom,
allowing the LM4876 to produce peak output power in excess of 1W without clipping or other audible distortion.
The choice of supply voltage must also not create a violation of maximum power dissipation as explained above
in the POWER DISSIPATION section.
After satisfying the LM4876's power dissipation requirements, the minimum differential gain is found using
Equation 10.
(10)
Thus, a minimum gain of 2.83 allows the LM4876's to reach full output swing and maintain low noise and THD+N
performance. For this example, let AVD = 3.
The amplifier's overall gain is set using the input (Ri) and feedback (Rf) resistors. With the desired input
impedance set at 20k, the feedback resistor is found using Equation 11.
Rf/Ri= AVD/2
where
The value of Rfis 30k. (11)
The last step in this design example is setting the amplifier's -3dB low frequency bandwidth. To achieve the
desired ±0.25dB pass band magnitude variation limit, the low frequency response must extend to at least one-
fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper
bandwidth limit. The results is an
fL= 100 Hz/5 = 20Hz
and an
FH= 20 kHz*5 = 100kHz
As mentioned in the External Components Description section, Riand Cicreate a highpass filter that sets the
amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation 12.
Ci 1/(2πRifL) (12)
The result is
1/(2π*20k*20Hz) = 0.398µF.
Use a 0.39µF capacitor, the closest standard value.
The product of the desired high frequency cutoff (100kHz in this example) and the differential gain, AVD,
determines the upper passband response limit. With AVD = 3 and fH= 100kHz, the closed-loop gain bandwidth
product (GBWP) is 150kHz. This is less than the LM4876's 4MHz GBWP. With this margin, the amplifier can be
used in designs that require more differential gain and avoid performance-restricting bandwidth limitations.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM4876
LM4876
SNAS054E FEBRUARY 2000REVISED MAY 2013
www.ti.com
REVISION HISTORY
Changes from Revision D (May 2013) to Revision E Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 11
12 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LM4876
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LM4876M/NOPB ACTIVE SOIC D 8 95 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LM487
6M
LM4876MM/NOPB ACTIVE VSSOP DGS 10 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 G76
LM4876MX/NOPB ACTIVE SOIC D 8 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LM487
6M
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LM4876MM/NOPB VSSOP DGS 10 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
LM4876MX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 12-Aug-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM4876MM/NOPB VSSOP DGS 10 1000 210.0 185.0 35.0
LM4876MX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 12-Aug-2013
Pack Materials-Page 2
www.ti.com
PACKAGE OUTLINE
C
.228-.244 TYP
[5.80-6.19]
.069 MAX
[1.75]
6X .050
[1.27]
8X .012-.020
[0.31-0.51]
2X
.150
[3.81]
.005-.010 TYP
[0.13-0.25]
0 - 8 .004-.010
[0.11-0.25]
.010
[0.25]
.016-.050
[0.41-1.27]
4X (0 -15 )
A
.189-.197
[4.81-5.00]
NOTE 3
B .150-.157
[3.81-3.98]
NOTE 4
4X (0 -15 )
(.041)
[1.04]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
18
.010 [0.25] C A B
5
4
PIN 1 ID AREA
SEATING PLANE
.004 [0.1] C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 2.800
www.ti.com
EXAMPLE BOARD LAYOUT
.0028 MAX
[0.07]
ALL AROUND
.0028 MIN
[0.07]
ALL AROUND
(.213)
[5.4]
6X (.050 )
[1.27]
8X (.061 )
[1.55]
8X (.024)
[0.6]
(R.002 ) TYP
[0.05]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METAL SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
EXPOSED
METAL
OPENING
SOLDER MASK METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
EXPOSED
METAL
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
SYMM
1
45
8
SEE
DETAILS
SYMM
www.ti.com
EXAMPLE STENCIL DESIGN
8X (.061 )
[1.55]
8X (.024)
[0.6]
6X (.050 )
[1.27] (.213)
[5.4]
(R.002 ) TYP
[0.05]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
SYMM
SYMM
1
45
8
www.ti.com
PACKAGE OUTLINE
C
TYP
5.05
4.75
1.1 MAX
8X 0.5
10X 0.27
0.17
2X
2
0.15
0.05
TYP
0.23
0.13
0 - 8
0.25
GAGE PLANE
0.7
0.4
A
NOTE 3
3.1
2.9
B
NOTE 4
3.1
2.9
4221984/A 05/2015
VSSOP - 1.1 mm max heightDGS0010A
SMALL OUTLINE PACKAGE
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.
110
0.1 C A B
6
5
PIN 1 ID
AREA
SEATING PLANE
0.1 C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 3.200
www.ti.com
EXAMPLE BOARD LAYOUT
(4.4)
0.05 MAX
ALL AROUND 0.05 MIN
ALL AROUND
10X (1.45)
10X (0.3)
8X (0.5)
(R )
TYP
0.05
4221984/A 05/2015
VSSOP - 1.1 mm max heightDGS0010A
SMALL OUTLINE PACKAGE
SYMM
SYMM
LAND PATTERN EXAMPLE
SCALE:10X
1
56
10
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
NOT TO SCALE
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
www.ti.com
EXAMPLE STENCIL DESIGN
(4.4)
8X (0.5)
10X (0.3)
10X (1.45)
(R ) TYP0.05
4221984/A 05/2015
VSSOP - 1.1 mm max heightDGS0010A
SMALL OUTLINE PACKAGE
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
SYMM
SYMM
1
56
10
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use