© Semiconductor Components Industries, LLC, 2009
October, 2009 − Rev. 2
1Publication Order Number:
CAT24C164/D
CAT24C164
16 kb CMOS Serial
EEPROM, Cascadable
Description
The CAT24C164 is a 16 kb CMOS cascadable Serial EEPROM
device organized internally as 128 pages of 16 bytes each, for a total of
2048 x 8 bits. The device supports both the Standard (100 kHz) as well
as Fast (400 kHz) I2C protocol.
Data is written by providing a starting address, then loading 1 to 16
contiguous bytes into a Page Write Buffer, and then writing all data to
non−volatile memory in one internal write cycle. Data is read by
providing a starting address and then shifting out data serially while
automatically incrementing the internal address count.
External address pins make it possible to address up to eight
CAT24C164 devices on the same bus.
Features
•Supports Standard and Fast I2C Protocol
•1.8 V to 5.5 V Supply Voltage Range
•16−Byte Page Write Buffer
•Hardware Write Protection for Entire Memory
•Schmitt Triggers and Noise Suppression Filters on I2C Bus Inputs
(SCL and SDA)
•Low Power CMOS Technology
•1,000,000 Program/Erase Cycles
•100 Year Data Retention
•Industrial Temperature Range
•PDIP, SOIC, TSSOP and TDFN 8−lead Packages
•This Device is Pb−Free, Halogen Free/BFR Free, and RoHS
Compliant
Figure 1. Functional Symbol
SDA
SCL
WP
CAT24C164
VCC
VSS
A2, A1, A0
http://onsemi.com
PIN CONFIGURATION
SDA
WP
VCC
VSS
A2
A1
A01
See detailed ordering and shipping information in the package
dimensions section on page 14 of this data sheet.
ORDERING INFORMATION
SOIC−8
W SUFFIX
CASE 751BD
TDFN−8
VP2 SUFFIX
CASE 511AK
SCL
PDIP (L), SOIC (W),
TSSOP (Y), TDFN (VP2)
(Top View)
PDIP−8
L SUFFIX
CASE 646AA
TSSOP−8
Y SUFFIX
CASE 948AL
Device Address InputsA0, A1, A2
Serial Data Input/OutputSDA
Serial Clock InputSCL
Write Protect InputWP
Power SupplyVCC
GroundVSS
FunctionPin Name
PIN FUNCTION
For the location of Pin 1, please consult the
corresponding package drawing.
CAT24C164
http://onsemi.com
2
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameters Ratings Units
Storage Temperature –65 to +150 °C
Voltage on Any Pin with Respect to Ground (Note 1) –0.5 to +6.5 V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than VCC + 0.5 V. During transitions, the voltage on any pin may
undershoot to no less than −1.5 V or overshoot to no more than VCC + 1.5 V, for periods of less than 20 ns.
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Symbol Parameter Min Units
NEND (Note 3) Endurance 1,000,000 Program/Erase Cycles
TDR Data Retention 100 Years
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
3. Page Mode, VCC = 5 V, 25°C.
Table 3. D.C. OPERATING CHARACTERISTICS (VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C, unless otherwise specified.)
Symbol Parameter Test Conditions Min Max Units
ICCR Read Current Read, fSCL = 400 kHz 1 mA
ICCW Write Current Write, fSCL = 400 kHz 1 mA
ISB Standby Current All I/O Pins at GND or VCC 1mA
ILI/O Pin Leakage Pin at GND or VCC 1mA
VIL Input Low Voltage −0.5 VCC x 0.3 V
VIH Input High Voltage VCC x 0.7 VCC + 0.5 V
VOL1 Output Low Voltage VCC ≥ 2.5 V, IOL = 3.0 mA 0.4 V
VOL2 Output Low Voltage VCC < 2.5 V, IOL = 1.0 mA 0.2 V
Table 4. PIN IMPEDANCE CHARACTERISTICS (VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C, unless otherwise specified.)
Symbol Parameter Conditions Max Units
CIN (Note 4) SDA I/O Pin Capacitance VIN = 0 V 8 pF
CIN (Note 4) Input Capacitance (other pins) VIN = 0 V 6 pF
IWP (Note 5) WP Input Current VIN < VIH, VCC = 5.5 V 200 mA
VIN < VIH, VCC = 3.3 V 150
VIN < VIH, VCC = 1.8 V 100
VIN > VIH 1
4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
5. When not driven, the WP pin is pulled down to GND internally. For improved noise immunity, the internal pull−down is relatively strong;
therefore the external driver must be able to supply the pull−down current when attempting to drive the input HIGH. To conserve power, as
the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x VCC), the strong pull−down reverts to a weak current source.
CAT24C164
http://onsemi.com
3
Table 5. A.C. CHARACTERISTICS (VCC = 1.8 V to 5.5 V, TA = −40°C to +85°C.) (Note 6)
Symbol Parameter
Standard Fast
Units
Min Max Min Max
FSCL Clock Frequency 100 400 kHz
tHD:STA START Condition Hold Time 4 0.6 ms
tLOW Low Period of SCL Clock 4.7 1.3 ms
tHIGH High Period of SCL Clock 4 0.6 ms
tSU:STA START Condition Setup Time 4.7 0.6 ms
tHD:DAT Data In Hold Time 0 0 ms
tSU:DAT Data In Setup Time 250 100 ns
tRSDA and SCL Rise Time 1000 300 ns
tF (Note 7) SDA and SCL Fall Time 300 300 ns
tSU:STO STOP Condition Setup Time 4 0.6 ms
tBUF Bus Free Time Between STOP and START 4.7 1.3 ms
tAA SCL Low to Data Out Valid 3.5 0.9 ms
tDH Data Out Hold Time 100 100 ns
Ti (Note 7) Noise Pulse Filtered at SCL and SDA Inputs 100 100 ns
tSU:WP WP Setup Time 0 0 ms
tHD:WP WP Hold Time 2.5 2.5 ms
tWR Write Cycle Time 5 5 ms
tPU (Notes 7, 8) Power-up to Ready Mode 1 1 ms
6. Test conditions according to “A.C. Test Conditions” table.
7. Tested initially and after a design or process change that affects this parameter.
8. tPU is the delay between the time VCC is stable and the device is ready to accept commands.
Table 6. A.C. TEST CONDITIONS
Input Levels 0.2 x VCC to 0.8 x VCC
Input Rise and Fall Times ≤ 50 ns
Input Reference Levels 0.3 x VCC, 0.7 x VCC
Output Reference Levels 0.5 x VCC
Output Load Current Source: IOL = 3 mA (VCC ≥ 2.5 V); IOL = 1 mA (VCC < 2.5 V); CL = 100 pF
CAT24C164
http://onsemi.com
4
Power-On Reset (POR)
CAT24C164 incorporates Power−On Reset (POR)
circuitry which protects the internal logic against powering
up in the wrong state.
A CAT24C164 device will power up into Standby mode
after VCC exceeds the POR trigger level and will power
down into Reset mode when VCC drops below the POR
trigger level. This bi−directional POR feature protects the
device against ‘brown−out’ failure following a temporary
loss of power.
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
A0, A1 and A2: The Address inputs set the device address
when cascading multiple devices. When not driven, these
pins are pulled LOW internally.
The CAT24C164 can be made compatible with the
CAT24C16 by tying A2, A1 and A0 to VSS or by leaving A2,
A1 and A0 float.
WP: The Write Protect input pin inhibits all write
operations, when pulled HIGH. When not driven, this pin is
pulled LOW internally.
Functional Description
The CAT24C164 supports the Inter−Integrated Circuit
(I2C) Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT24C164 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver.
I2C Bus Protocol
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull−up
resistors. Master and Slave devices connect to the 2−wire
bus via their respective SCL and SDA pins. The transmitting
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2). The START condition precedes all commands. It
consists of a HIGH to LOW transition on SDA while SCL
is HIGH. The START acts as a ‘wake−up’ call to all
receivers. Absent a START, a Slave will not respond to
commands. The STOP condition completes all commands.
It consists of a LOW to HIGH transition on SDA while SCL
is HIGH.
Device Addressing
The bus Master begins a transmission by sending a
START condition. The Master then sends the address of the
particular Slave device it is requesting. The most significant
bit of the 8−bit slave address is fixed as 1. (see Figure 3). The
next three significant bits (A2, A1, A0) are the device address
bits and define which device or which part of the device the
Master is accessing (The A1 bit must be the compliment of
the A1 input pin signal). Up to eight CAT24C164 devices
may be individually addressed by the system. The next three
bits are used as the three most significant bits of the data
word address. The last bit of the slave address specifies
whether a Read or Write operation is to be performed. When
this bit is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
during the 9th clock cycle (Figure 4). The Slave will also
acknowledge the address byte and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
and then releases the SDA line during the 9th clock cycle. As
long as the Master acknowledges the data, the Slave will
continue transmitting. The Master terminates the session by
not acknowledging the last data byte (NoACK) and by
issuing a STOP condition. Bus timing is illustrated in
Figure 5.
CAT24C164
http://onsemi.com
5
START
CONDITION
STOP
CONDITION
SDA
SCL
Figure 2. START/STOP Conditions
Figure 3. Slave Address Bits
1A2 A0 CAT24C164
a10 a9a8R/WA1
Figure 4. Acknowledge Timing
189
START
SCL FROM
MASTER
BUS RELEASE DELAY (TRANSMITTER) BUS RELEASE DELAY (RECEIVER)
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
ACK SETUP (≥ tSU:DAT)
ACK DELAY (≤ tAA)
Figure 5. Bus Timing
SCL
SDA IN
SDA OUT
tBUF
tSU:STO
tSU:DAT
tR
tAA tDH
tLOW
tHIGH
tLOW
tSU:STA
tHD:STA
tHD:DAT
tF
CAT24C164
http://onsemi.com
6
WRITE OPERATIONS
Byte Write
In Byte Write mode, the Master sends the START
condition and the Slave address with the R/W bit set to zero
to the Slave. After the Slave generates an acknowledge, the
Master sends the byte address that is to be written into the
address pointer of the CAT24C164. After receiving another
acknowledge from the Slave, the Master transmits the data
byte to be written into the addressed memory location. The
CAT24C164 device will acknowledge the data byte and the
Master generates the STOP condition, at which time the
device begins its internal Write cycle to nonvolatile memory
(Figure 6). While this internal cycle is in progress (tWR), the
SDA output will be tri−stated and the CAT24C164 will not
respond to any request from the Master device (Figure 7).
Page Write
The CAT24C164 writes up to 16 bytes of data in a single
write cycle, using the Page Write operation (Figure 8). The
Page Write operation is initiated in the same manner as the
Byte Write operation, however instead of terminating after
the data byte is transmitted, the Master is allowed to send up
to fifteen additional bytes. After each byte has been
transmitted the CAT24C164 will respond with an
acknowledge and internally increments the four low order
address bits. The high order bits that define the page address
remain unchanged. If the Master transmits more than sixteen
bytes prior to sending the STOP condition, the address
counter ‘wraps around’ to the beginning of page and
previously transmitted data will be overwritten. Once all
sixteen bytes are received and the STOP condition has been
sent by the Master, the internal Write cycle begins. At this
point all received data is written to the CAT24C164 in a
single write cycle.
Acknowledge Polling
The acknowledge (ACK) polling routine can be used to
take advantage of the typical write cycle time. Once the stop
condition is issued to indicate the end of the host’s write
operation, the CAT24C164 initiates the internal write cycle.
The ACK polling can be initiated immediately. This
involves issuing the start condition followed by the slave
address for a write operation. If the CAT24C164 is still busy
with the write operation, NoACK will be returned. If the
CAT24C164 has completed the internal write operation, an
ACK will be returned and the host can then proceed with the
next read or write operation.
Hardware Write Protection
With the WP pin held HIGH, the entire memory is
protected against Write operations. If the WP pin is left
floating or is grounded, it has no impact on the operation of
the CAT24C164. The state of the WP pin is strobed on the
last falling edge of SCL immediately preceding the first data
byte (Figure 9). If the WP pin is HIGH during the strobe
interval, the CAT24C164 will not acknowledge the data byte
and the Write request will be rejected.
Delivery State
The CAT24C164 is shipped erased, i.e., all bytes are FFh.
CAT24C164
http://onsemi.com
7
SLAVE
ADDRESS
S
A
C
K
A
C
K
S
T
O
P
P
S
T
A
R
T
A
C
K
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE
DATA
BYTE
Figure 6. Byte Write Sequence
a7 − a0d7 − d0
Figure 7. Write Cycle Timing
STOP
CONDITION START
CONDITION ADDRESS
ACK8th Bit
Byte n
SCL
SDA
tWR
SLAVE
ADDRESS
S
A
C
K
A
C
K
A
C
K
S
T
A
R
T
A
C
K
S
T
O
P
P
A
C
K
BUS
ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE
DATA
BYTE
n
DATA
BYTE
n+1
DATA
BYTE
n+P
Figure 8. Page Write Sequence
n = 1
P ≤ 15
Figure 9. WP Timing
189
18
ADDRESS
BYTE
DATA
BYTE
SCL
SDA
WP
tSU:WP
tHD:WP
a7a0d7d0
CAT24C164
http://onsemi.com
8
READ OPERATIONS
Immediate Read
Upon receiving a Slave address with the R/W bit set to ‘1’,
the CAT24C164 will interpret this as a request for data
residing at the current byte address in memory. The
CAT24C164 will acknowledge the Slave address, will
immediately shift out the data residing at the current address,
and will then wait for the Master to respond. If the Master
does not acknowledge the data (NoACK) and then follows
up with a STOP condition (Figure 10), the CAT24C164
returns to Standby mode.
Selective Read
Selective Read operations allow the Master device to
select at random any memory location for a read operation.
The Master device first performs a ‘dummy’ write operation
by sending the START condition, slave address and byte
address of the location it wishes to read. After the
CAT24C164 acknowledges the byte address, the Master
device resends the START condition and the slave address,
this time with the R/W bit set to one. The CAT24C164 then
responds with its acknowledge and sends the requested data
byte. The Master device does not acknowledge the data
(NoACK) but will generate a STOP condition (Figure 11).
Sequential Read
If during a Read session, the Master acknowledges the 1st
data byte, then the CAT24C164 will continue transmitting
data residing at subsequent locations until the Master
responds with a NoACK, followed by a STOP (Figure 12).
In contrast to Page Write, during Sequential Read the
address count will automatically increment to and then
wrap−around at end of memory (rather than end of page).
Figure 10. Immediate Read Sequence and Timing
SCL
SDA 8th Bit
STOP
NO ACKDATA OUT
89
SLAVE
ADDRESS
S
A
C
KDATA
BYTE
N
O
A
C
K
S
T
O
P
P
S
T
A
R
T
BUS ACTIVITY:
MASTER
SLAVE
Figure 11. Selective Read Sequence
SLAVE
ADDRESS
S
A
C
K
A
C
K
A
C
K
S
T
A
R
T
S
S
T
A
R
T
P
S
T
O
P
ADDRESS
BYTE
N
O
A
C
K
DATA
BYTE
BUS ACTIVITY:
MASTER
SLAVE
SLAVE
ADDRESS
Figure 12. Sequential Read Sequence
S
T
O
P
P
SLAVE
ADDRESS
A
C
K
A
C
K
A
C
K
N
O
A
C
K
A
C
K
DATA
BYTE
n
DATA
BYTE
n+1
DATA
BYTE
n+2
DATA
BYTE
n+x
BUS ACTIVITY:
MASTER
SLAVE
CAT24C164
http://onsemi.com
9
PACKAGE DIMENSIONS
PDIP−8, 300 mils
CASE 646AA−01
ISSUE A
E1
D
A
L
eb
b2
A1
A2
E
eB
c
TOP VIEW
SIDE VIEW END VIEW
PIN # 1
IDENTIFICATION
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
SYMBOL MIN NOM MAX
A
A1
A2
b
b2
c
D
e
E1
L
0.38
2.92
0.36
6.10
1.14
0.20
9.02
2.54 BSC
3.30
5.33
4.95
0.56
7.11
1.78
0.36
10.16
eB 7.87 10.92
E 7.62 8.25
2.92 3.80
3.30
0.46
6.35
1.52
0.25
9.27
7.87
CAT24C164
http://onsemi.com
10
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD−01
ISSUE O
E1 E
A
A1
h
θ
L
c
eb
D
PIN # 1
IDENTIFICATION
TOP VIEW
SIDE VIEW END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
SYMBOL MIN NOM MAX
θ
A
A1
b
c
D
E
E1
e
h
0º 8º
0.10
0.33
0.19
0.25
4.80
5.80
3.80
1.27 BSC
1.75
0.25
0.51
0.25
0.50
5.00
6.20
4.00
L0.40 1.27
1.35
CAT24C164
http://onsemi.com
11
PACKAGE DIMENSIONS
TSSOP8, 4.4x3
CASE 948AL−01
ISSUE O
E1 E
A2
A1
e
b
D
c
A
TOP VIEW
SIDE VIEW END VIEW
q1
L1 L
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.
SYMBOL
θ
MIN NOM MAX
A
A1
A2
b
c
D
E
E1
e
L1
0º 8º
L
0.05
0.80
0.19
0.09
0.50
2.90
6.30
4.30
0.65 BSC
1.00 REF
1.20
0.15
1.05
0.30
0.20
0.75
3.10
6.50
4.50
0.90
0.60
3.00
6.40
4.40
CAT24C164
http://onsemi.com
12
PACKAGE DIMENSIONS
TDFN8, 2x3
CASE 511AK−01
ISSUE A
PIN#1
IDENTIFICATION
E2
E
A3
ebD
A2
TOP VIEW SIDE VIEW BOTTOM VIEW
PIN#1 INDEX AREA
FRONT VIEW
A1
A
L
D2
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
SYMBOL MIN NOM MAX
A 0.70 0.75 0.80
A1 0.00 0.02 0.05
A3 0.20 REF
b 0.20 0.25 0.30
D 1.90 2.00 2.10
D2 1.30 1.40 1.50
E 3.00
E2 1.20 1.30 1.40
e
2.90
0.50 TYP
3.10
L 0.20 0.30 0.40
A2 0.45 0.55 0.65
CAT24C164
http://onsemi.com
13
Package Marking
YMGF
24164I
8−Lead TSSOP
8−Lead PDIP
FYYWWG
24C164WI
FYYWW G
24C164LI
I = Temperature Range
YY = Production Year
WW = Production Week
G = Product Revision
F = Lead Finish
= 4 = NiPdAu
X X N
N N N
YM
8−Pad TDFN
8−Lead SOIC
I = Temperature Range
YY = Production Year
WW = Production Week
G = Product Revision
F = Lead Finish
= 4 = NiPdAu
Y = Production Year
M = Production Month
G = Die Revision
I = Temperature Range
F = Lead Finish
= 4 = NiPdAu
XX = Device Code
= FR = NiPdAu
N = Traceable Code
Y = Production Year
M = Production Month
9. The circle on the package marking indicates the location of Pin 1.
10.For TDFN package, the Product Revision marking is included in the Device Code (XX).
CAT24C164
http://onsemi.com
14
Example of Ordering Information
Prefix Device # Suffix
Company ID
CAT 24C164 Y
Product Number
24C164
I− GT3
Package
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
Temperature Range
L: PDIP
W: SOIC, JEDEC
Y: TSSOP
VP2: TDFN
T: Tape & Reel
3: 3,000 / Reel
Lead Finish
G: NiPdAu
Tape & Reel (Note 16)
ORDERING INFORMATION
Orderable Part Numbers
CAT24C164LI−G CAT24C164LE−G
CAT24C164WI−GT3 CAT24C164WE−GT3
CAT24C164YI−GT3 CAT24C164YE−GT3
CAT24C164VP2IGT3 (Note 15) CAT24C164VP2EGT3 (Note 15)
11. All packages are RoHS-compliant (Lead-free, Halogen-free).
12.The standard lead finish is NiPdAu.
13.The device used in the above example is a CAT24C164YI−GT3 (TSSOP, Industrial Temperature, NiPdAu, Tape & Reel, 3,000/Reel).
14.For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
15.Part number is not exactly the same as the “Example of Ordering Information” shown above. For the part numbers indicated there are NO
hyphens in the orderable part numbers.
16.For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
CAT24C164/D
ON Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
