SRAM
MT5C1005
MT5C1005
Rev. 3.3 01/10
Micross Components reserves the right to change products or specifi cations without notice.
1
FEATURES
• High Speed: 20, 25, 35, and 45
• Battery Backup: 2V data retention
• Low power standby
• High-performance, low-power CMOS double-metal
process
• Single +5V (+10%) Power Supply
• Easy memory expansion with CE\ and OE\ options.
• All inputs and outputs are TTL compatible
OPTIONS MARKING
• Timing
20ns access -20
25ns access -25
35ns access -35
45ns access -45
55ns access -55*
70ns access -70*
• Package(s)
Ceramic DIP (400 mil) C No. 109
Ceramic Quad LCC (contact factory) ECW No. 206
Ceramic LCC EC No. 207
Ceramic Flatpack F No. 303
Ceramic SOJ DCJ No. 501
• Operating Temperature Ranges
Industrial (-40oC to +85oC) IT
Military (-55oC to +125oC) XT
• 2V data retention/low power L
*Electrical characteristics identical to those provided for the 45ns ac-
cess devices.
PIN ASSIGNMENT
(Top View)
AVAILABLE AS MILITARY
SPECIFICATIONS
•MIL-STD-883
28-Pin DIP (C)
(400 MIL)
32-Pin LCC (EC)
32-Pin SOJ (DCJ)
32-Pin Flat Pack (F) 32-Pin LCC (ECW)
GENERAL DESCRIPTION
The Micross Components SRAM family employs
high-speed, low power CMOS designs fabricated using double-
layer metal, double-layer polysilicon technology.
For fl exibility in high-speed memory applications,
Micross offers chip enable (CE\) and output enable (OE\) capa-
bility . These enhancements can place the outputs in High-Z for
additional fl exibility in system design. W riting to these devices
is accomplished when write enable (WE\) and CE\ inputs are
both LOW . Reading is accomplished when WE\ remains HIGH
while CE\ and OE\ go LOW . The devices offer a reduced power
standby mode when disabled. This allows system designs to
achieve low standby power requirements.
All devices operation from a single +5V power supply
and all inputs and outputs are fully TTL compatible.
256K x 4 SRAM
SRAM MEMORY ARRAY
For more products and information
please visit our web site at
www.micross.com
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
CE\
OE\
Vss
Vcc
A6
A5
A4
A3
A2
A1
A0
NC
DQ4
DQ3
DQ2
DQ1
WE\
4 3 2 1 31 32 30
14 15 16 17 18 19 20
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
A10
A11
A12
A13
A14
A15
A16
A17
CE\
A2
A4
A3
A1
A0
NC
NC
NC
DQ4
DQ3
DQ2
DQ1
WE\
Vss
OE\
NC
A9
A8
A7
NC
Vcc
A6
A5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A7
A8
A9
A12
A10
A11
A13
NC
A14
A15
A16
A17
NC
CE\
OE\
Vss
Vcc
A6
A5
A2
A4
A3
A1
NC
NC
A0
NC
DQ4
DQ3
DQ2
DQ1
WE\
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A7
A8
A9
A12
A10
A11
A13
NC
A14
A15
A16
A17
NC
CE\
OE\
Vss
Vcc
A6
A5
A2
A4
A3
A1
NC
NC
A0
NC
DQ4
DQ3
DQ2
DQ1
WE\