1/12August 2004
■ HIGH SPEED:
tPD= 4 .7ns ( T YP.) a t VCC = 3.3V
■5V TOLERANT INPUTS
■POWER-DOWN PROTECTION ON INPUTS
■INPUT VOLTAGE LEVEL:
VIL = 0. 8 V, VIH = 2V at VCC =3V
■LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA=25°C
■LOW NOISE:
VOLP = 0. 5V (TYP.) at VCC =3.3V
■SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4 m A (MIN) at VCC =3V
■BALANCED PRO PAGAT ION DELAYS:
tPLH ≅ tPHL
■OPERATING VOLTAGE RAN GE:
VCC(O PR) = 2V to 3.6V (1.2V Data Retention)
■PIN AND FUNCTION COMPATIBLE WITH
74 SERIE S 245
■IMPROVED L ATCH- UP IMMU N ITY
DESCRIPTION
The 74LVX245 is a low voltage CMOS OCTAL
BUS BUFFER (3-STATE) fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology. It is ideal for low
power, battery operated and low noise 3.3V
applications.
This IC is intended for two-way asynchronous
communication between data busses; the
direction of data transmission is determined by
DIR input. The enable input G can be used to
disable the device so that the busses are
effecti vely i solated.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage.
This device can be used to interface 5V to 3V. It
combines high speed performance with the true
CMO S low power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
All floating bus terminals during High Z state must
be held HIGH or LOW.
74LVX245
LOW VOLTAGE CMO S OCTAL BUS TRANSCEIVER
(3-STATE) WITH 5V TOLERANT INPUTS
Fi gure 1 : P in Connect ion And IEC Logic Sym bols
Table 1: Order Codes
PACKAGE T & R
SOP 74LVX245MTR
TSSOP 74LVX245TTR
TSSOPSOP
Rev. 5
74LVX245
2/12
Figure 2: Input Equivalen t Circuit Table 2: Pin Description
Table 3: Truth Table
X :Don‘t Car e
Z : Hi gh Imp edance
Table 4: Absolute Maximum Rati ngs
Absolute Maximum Ratings are those values beyond whic h damage to the device may occur. Functional operation under these conditions is
not implie d
Table 5: Recommen ded Operating Conditions
1) T ruth Table guaranteed: 1. 2V to 3.6V
2) VIN from 0.8V to 2. 0V
PIN N° SYMBOL NAME AND FUNCTION
1 DIR Directional Control
2, 3, 4, 5, 6,
7, 8, 9 A1 to A8 Data Inputs/Outputs
18, 17, 16,
15, 14, 13,
12, 11
B1 to B8 Data Inputs/Outputs
19 G Output Enable Input
10 GND Ground (0V)
20 VCC Positive Supply Voltage
INPUTS FUNCTION OUTPUT
GDIR A BUS B BUS
L L OUTPUT INPUT A = B
L H INPUT OUTPUT B = A
HXZZZ
Symbol Parameter Value Unit
VCC Supply Voltage -0.5 to +7.0 V
VIDC Input Voltage -0.5 to +7.0 V
VODC Output Voltage -0.5 to VCC + 0.5 V
IIK DC Input Diode Current - 20 mA
IOK DC Output Diode Current ± 20 mA
IODC Output Current ± 25 mA
ICC or IGND DC VCC or Ground Curre nt ± 50 mA
Tstg Storage Temperature -65 to +150 °C
TLLead Temperature (10 sec) 300 °C
Symbol Parameter Value Unit
VCC Supply Voltage (note 1) 2 to 3.6 V
VIInput Voltage 0 to 5.5 V
VOOutput Voltage 0 to VCC V
Top Operating Temperature -55 to 125 °C
dt/dv Input Rise and Fall Time (note 2) (VCC = 3V) 0 to 100 ns/V
74LVX245
3/12
Table 6: DC Specifications
Table 7: Dynamic Sw itching Characteri stics
1) Worst case package .
2) M ax numb er of outp ut s defined as (n). Dat a i nputs ar e driven 0V t o 3.3V, (n-1) outputs switching and one output at GND.
3) Max number of dat a inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V ILD), 0V to th re sh o ld
(VIHD), f=1MHz.
Symbol Parameter
Test Condition Value
Unit
VCC
(V)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
VIH High Level Input
Voltage 2.0 1.5 1.5 1.5 V3.0
2.0 2.0 2.0
3.6
2.4 2.4 2.4
VIL Low Level Input
Voltage 2.0 0.5 0.5 0.5 V3.0 0.8 0.8 0.8
3.6 0.8 0.8 0.8
VOH High Level Output
Voltage 2.0 IO=-50 µA1.9 2.0 1.9 1.9 V3.0 IO=-50 µA2.9 3.0 2.9 2.9
3.0 IO=-4 mA 2.58 2.48 2.4
VOL Low Level Output
Voltage 2.0 IO=50 µA0.0 0.1 0.1 0.1 V3.0 IO=50 µA0.0 0.1 0.1 0.1
3.0 IO=4 mA 0.36 0.44 0.55
IOZ High Impedance
Output Leakage
Current 3.6 VI = VIH or VIL
VO = VCC or GND ±0.25 ± 2.5 ± 5 µA
IIInput Leakage
Current 3.6 VI = 5V or GND ± 0.1 ± 1 ± 1 µA
ICC Quiescent Supply
Current 3.6 VI = VCC or GND 44040µA
Symbol Parameter
Test Condition Value
Unit
VCC
(V)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
VOLP Dynamic Low
Voltage Quiet
Output (note 1, 2) 3.3
CL = 50 pF
0.5 0.8
V
VOLV -0.8 -0.5
VIHD Dynamic High
Voltage Input
(note 1, 3) 3.3 2.0
VILD Dynamic Low
Voltage Input
(note 1, 3) 3.3 0.8
74LVX245
4/12
Table 8: AC Electrical Characteristics (Input tr = tf = 3ns)
1) Skew is def ined as the absolut e value of the dif ference between the actual propagation delay for any two outputs of the s ame device switch-
in g i n the same di rectio n, either HIGH or LOW
2) Parameter guarante ed by design
(*) Voltage range is 3.3V ± 0.3V
Table 9: Capacitive Characteristics
1) C PD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Ci rc uit). Average operating current c an be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per ci rcuit)
Symbol Parameter
Test Condition Value
Unit
VCC
(V) CL
(pF)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
tPLH
tPHL
Propagation Delay
Time 2.7 15 6.1 11.4 1.0 13.5 1.0 15.0
ns
2.7 50 8.6 14.9 1.0 17.0 1.0 18.0
3.3(*) 15 4.5 7.1 1.0 8.5 1.0 9.5
3.3(*) 50 7.2 10.6 1.0 12.0 1.0 13.0
tPZL
tPZH
Output Enable
Time 2.7 15 7.1 13.8 1.0 16.5 1.0 17.5
ns
2.7 50 9.6 17.3 1.0 20.0 1.0 21.0
3.3(*) 15 5.5 8.8 1.0 10.5 1.0 12.
3.3(*) 50 8.0 12.3 1.0 14.0 1.0 15.0
tPLZ
tPHZ Output Disable
Time 2.7 50 11.6 16.0 1.0 19.0 1.0 20.5 ns
3.3(*) 50 9.7 11.4 1.0 13.0 1.0 14.5
tOSLH
tOSHL
Output to Output
Skew Time (note
1,2)
2.7 50 0.5 1.0 1.5 1.5 ns
3.3(*) 50 0.5 1.0 1.5 1.5
Symbol Parameter
Test Condition Value
Unit
VCC
(V)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
CIN Input Capacitance 3.3 5 10 10 pF
Ci/o Input/Output
Capacitance 3.3 10 15 15 pF
CPD Power Dissipation
Capacitance
(note 1) 3.3 fIN = 10MHz 32 pF
74LVX245
5/12
Fi gure 3 : Test C i rcuit
CL =15/5 0pF or equi valent (includ es j i g and probe capac i tance)
RL = R1 = 1KΩ or equi valen t
RT = ZOUT of pulse generator (typically 50Ω)
Figure 4: Waveform - Propagation Delays (f=1MHz; 5 0% duty cycl e )
TEST SWITCH
tPLH, tPHL Open
tPZL, tPLZ VCC
tPZH, tPHZ GND
74LVX245
6/12
Figure 5: Waveform - Output Enable And Disable T ime (f=1MHz; 50% duty cycle)
74LVX245
7/12
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 2.35 2.65 0.093 0.104
A1 0.1 0.30 0.004 0.012
B 0.33 0.51 0.013 0.020
C 0.23 0.32 0.009 0.013
D 12.60 13.00 0.496 0.512
E 7.4 7.6 0.291 0.299
e 1.27 0.050
H 10.00 10.65 0.394 0.419
h 0.25 0.75 0.010 0.030
L 0.4 1.27 0.016 0.050
k0°8°0°8°
ddd 0.100 0.004
SO-20 MECHANICAL DATA
0016022D
74LVX245
8/12
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 1.2 0.047
A1 0.05 0.15 0.002 0.004 0.006
A2 0.8 1 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.012
c 0.09 0.20 0.004 0.0079
D 6.4 6.5 6.6 0.252 0.256 0.260
E 6.2 6.4 6.6 0.244 0.252 0.260
E1 4.3 4.4 4.48 0.169 0.173 0.176
e 0.65 BSC 0.0256 BSC
K0˚ 8˚0˚ 8˚
L 0.45 0.60 0.75 0.018 0.024 0.030
TSSOP20 MECHANICAL DATA
cE
b
A2
A
E1
D
1
PIN 1 IDENTIFICATION
A1 L
K
e
0087225C
74LVX245
9/12
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 330 12.992
C 12.8 13.2 0.504 0.519
D 20.2 0.795
N 60 2.362
T 30.4 1.197
Ao 10.8 11 0.425 0.433
Bo 13.2 13.4 0.520 0.528
Ko 3.1 3.3 0.122 0.130
Po 3.9 4.1 0.153 0.161
P 11.9 12.1 0.468 0.476
Tape & Reel SO-20 MECHANICAL DATA
74LVX245
10/12
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 330 12.992
C 12.8 13.2 0.504 0.519
D 20.2 0.795
N 60 2.362
T 22.4 0.882
Ao 6.8 7 0.268 0.276
Bo 6.9 7.1 0.272 0.280
Ko 1.7 1.9 0.067 0.075
Po 3.9 4.1 0.153 0.161
P 11.9 12.1 0.468 0.476
Tape & Reel TSSOP20 MECHANICAL DATA
74LVX245
11/12
Table 10: Revision History
Date R evisio n Descrip tion of Change s
27-Aug-2004 5 Ordering Codes Revision - pag. 1.
74LVX245
12/12
Information furnished is believed to be accur ate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of s uc h infor mation nor for a ny i nfring eme nt o f p atent s or other ri ghts of t hird par ties wh ich m ay res ul t from i ts use. N o lic ense i s gran ted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
