FUJITSU SEMICONDUCTOR DATA SHEET DS706-00028-1v0-E 32-bit ARMTM CortexTM-M3 based Microcontroller MB9B110R Series MB9BF112N/R, MB9BF114N/R, MB9BF115N/R, MB9BF116N/R DESCRIPTION The MB9B110R Series are a highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and competitive cost. These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces ( UART, CSIO, I2C, LIN). The products which are described in this data sheet are placed into TYPE4 product categories in "FM3 MB9Axxx/MB9Bxxx Series PERIPHERAL MANUAL". Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries. Copyright(c)2012 FUJITSU SEMICONDUCTOR LIMITED All rights reserved 2012.3 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series FEATURES 32-bit ARM Cortex-M3 Core Processor version: r2p1 Up to 144MHz Frequency Operation Memory Protection Unit (MPU): improves the reliability of an embedded system Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels 24-bit System timer (Sys Tick): System timer for OS task management On-chip Memories [Flash memory] These series are based on two independent on-chip Flash memories. MainFlash Up to 512Kbyte Built-in Flash Accelerator System with 16Kbyte trace buffer memory The read access to Flash memory can be achieved without wait cycle up to operation frequency of 72MHz. Even at the operation frequency more than 72MHz, an equivalent access to Flash memory can be obtained by Flash Accelerator System. Security function for code protection WorkFlash 32Kbyte Read cycle 4wait-cycle: the operation frequency more than 72MHz 2wait-cycle: the operation frequency more than 40MHz, and to 72MHz 0wait-cycle: the operation frequency to 40MHz Security function is shared with code protection [SRAM] This Series contain a total of up to 64Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus. SRAM0: Up to 32 Kbyte SRAM1: Up to 32 Kbyte External Bus Interface Supports SRAM, NOR and NAND Flash device Up to 8 chip selects 8/16-bit Data width Up to 25-bit Address bit Supports Address/Data multiplex Supports external RDY input 2 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Multi-function Serial Interface (Max 8channels) 4 channels with 16-byte FIFO (ch.4-ch.7), 4 channels without FIFO (ch.0-ch.3) Operation mode is selectable from the followings for each channel. UART CSIO LIN I2 C [UART] Full-duplex double buffer Selection with or without parity supported Built-in dedicated baud rate generator External clock available as a serial clock Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4) Various error detect functions available (parity errors, framing errors, and overrun errors) [CSIO] Full-duplex double buffer Built-in dedicated baud rate generator Overrun error detect function available [LIN] LIN protocol Rev.2.1 supported Full-duplex double buffer Master/Slave mode supported LIN break field generate (can be changed 13 to 16-bit length) LIN break delimiter generate (can be changed 1 to 4-bit length) Various error detect functions available (parity errors, framing errors, and overrun errors) [I2C] Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported DMA Controller (8channels) DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously. 8 independently configured and operated channels Transfer can be started by software or request from the built-in peripherals Transfer address area: 32bit (4Gbyte) Transfer mode: Block transfer/Burst transfer/Demand transfer Transfer data type: byte/half-word/word Transfer block count: 1 to 16 Number of transfers: 1 to 65536 A/D Converter (Max 16channels) [12-bit A/D Converter] Successive Approximation Register type Built-in 3unit Conversion time: 1.0s@5V Priority conversion available (priority at 2levels) Scanning conversion mode Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps) Base Timer (Max 8channels) Operation mode is selectable from the followings for each channel. 16-bit PWM timer 16-bit PPG timer 16/32-bit reload timer 16/32-bit PWC timer DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 3 r1.0 MB9B110R Series General Purpose I/O Port This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated. Capable of pull-up control per pin Capable of reading pin level directly Built-in the port relocate function Up 103 fast general purpose I/O Ports@120pin Package Some pin is 5V tolerant I/O. See "PIN DESCRIPTION" to confirm the corresponding pins. Multi-function Timer (Max 3units) The Multi-function timer is composed of the following blocks. 16-bit free-run timer x 3ch./unit Input capture x 4ch./unit Output compare x 6ch./unit A/D activating compare x 3ch./unit Waveform generator x 3ch./unit 16-bit PPG timer x 3ch./unit The following function can be used to achieve the motor control. PWM signal output function DC chopper waveform output function Dead time function Input capture function A/D convertor activate function DTIF (Motor emergency stop) interrupt function Real-time clock (RTC) The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99. Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute. Timer interrupt function after set time or each set time. Capable of rewriting the time with continuing the time count. Leap year automatic count is available. Quadrature Position/Revolution Counter (QPRC) (Max 3channels) The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter. The detection edge of the three external event input pins AIN, BIN and ZIN is configurable. 16-bit position counter 16-bit revolution counter Two 16-bit compare registers Dual Timer (32/16-bit Down Counter) The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel. Free-running Periodic (=Reload) One-shot 4 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Watch Counter The Watch counter is used for wake up from power saving mode. Interval timer: up to 64s (Max) @ Sub Clock : 32.768kHz External Interrupt Controller Unit Up to 32 external interrupt input pin Include one non-maskable interrupt (NMI) Watchdog Timer (2channels) A watchdog timer can generate interrupts or a reset when a time-out value is reached. This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog. "Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except STOP. CRC (Cyclic Redundancy Check) Accelerator The CRC accelerator helps a verify data transmission or storage integrity. CCITT CRC16 and IEEE-802.3 CRC32 are supported. CCITT CRC16 Generator Polynomial: 0x1021 IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7 Clock and Reset [Clocks] Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable. Main Clock Sub Clock High-speed internal CR Clock Low-speed internal CR Clock Main PLL Clock : 4MHz to 48MHz : 32.768kHz : 4MHz : 100kHz [Resets] Reset requests from INITX pin Power on reset Software reset Watchdog timers reset Low-voltage detector reset Clock supervisor reset Clock Super Visor (CSV) Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks. External OSC clock failure (clock stop) is detected, reset is asserted. External OSC frequency anomaly is detected, interrupt or reset is asserted. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 5 r1.0 MB9B110R Series Low-Voltage Detector (LVD) This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset. LVD1: error reporting via interrupt LVD2: auto-reset operation Low-Power Mode Three power saving modes supported. SLEEP TIMER STOP Debug Serial Wire JTAG Debug Port (SWJ-DP) Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities. Power Supply Wide range voltage : VCC = 2.7V to 5.5V 6 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series PRODUCT LINEUP Memory size Product name MainFlash WorkFlash On-chip RAM SRAM0 SRAM1 MB9BF112N/R MB9BF114N/R MB9BF115N/R MB9BF116R 128Kbyte 32Kbyte 16Kbyte 8Kbyte 8Kbyte 256Kbyte 32Kbyte 32Kbyte 16Kbyte 16Kbyte 384Kbyte 32Kbyte 48Kbyte 24Kbyte 24Kbyte 512Kbyte 32Kbyte 64Kbyte 32Kbyte 32Kbyte DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 7 r1.0 MB9B110R Series Function Product name MB9BF112N MB9BF114N MB9BF115N MB9BF116N MB9BF112R MB9BF114R MB9BF115R MB9BF116R 100 120 Pin count CPU Freq. Power supply voltage range DMAC External Bus Interface Cortex-M3 144MHz VCC: 2.7V to 5.5V 8ch. Addr: 25-bit (Max) Addr: 25-bit (Max) R/Wdata: 8/16-bit (Max) R/Wdata: 8/16-bit (Max) CS: 8 (Max) CS: 8 (Max) Support: SRAM, NOR & NAND Flash Support: SRAM, NOR Flash MF Serial Interface 8ch. (Max) (UART/CSIO/LIN/I2C) Base Timer 8ch. (Max) (PWC/Reload timer/PWM/PPG) A/D activation 3ch. compare Input 4ch. capture MFFree-run 3ch. 3 units (Max) Timer timer Output 6ch. compare Waveform 3ch. generator PPG 3ch. QPRC 3ch. (Max) Dual Timer 1 unit Real-Time Clock 1 unit Watch Counter 1 unit CRC Accelerator Yes Watchdog timer 1ch. (SW) + 1ch. (HW) External Interrupts 16pins (Max) + NMI x 1 I/O ports 83pins (Max) 103pins (Max) 12-bit A/D converter 16ch. (3 units) CSV (Clock Super Visor) Yes LVD (Low-Voltage Detector) 2ch. Internal High-speed 4MHz ( 2%) OSC Low-speed 100kHz (Typ) Debug Function SWJ-DP/ETM Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use. 8 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series PACKAGES Product name Package QFP: FPT-100P-M36 (0.65mm pitch) LQFP: FPT-100P-M20*/M23 (0.5mm pitch) LQFP: FPT-120P-M21*/M37 (0.5mm pitch) BGA: BGA-112P-M04 (0.8mm pitch) * MB9BF112N MB9BF114N MB9BF115N MB9BF116N MB9BF112R MB9BF114R MB9BF115R MB9BF116R - - : Supported : ES product only Note : See " PACKAGE DIMENSIONS" for detailed information on each package. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 9 r1.0 MB9B110R Series PIN ASSIGNMENT z FPT-100P-M20/M23 VSS P81 P80 VCC P60/SIN5_0/TIOA2_2/INT15_1/MRDY_0 P61/SOT5_0/TIOB2_2 P62/SCK5_0/ADTG_3/MOEX_0 P63/INT03_0/SIN5_1/MWEX_0 P0F/NMIX/CROUT_1/RTCCO_0/DTTI2X_0/DTTI2X_1/SUBOUT_0 P0E/CTS4_0/TIOB3_2/IC13_0/IC23_0/RTO25_1/MDQM1_0 P0D/RTS4_0/TIOA3_2/IC12_0/IC22_0/RTO24_1/MDQM0_0 P0C/SCK4_0/TIOA6_1/IC11_0/IC21_0/RTO23_1/MALE_0 P0B/SOT4_0/TIOB6_1/IC10_0/IC20_0/RTO22_1/MCSX0_0 P0A/SIN4_0/INT00_2/FRCK1_0/FRCK2_0/RTO21_1/MCSX1_0 P09/TRACECLK/TIOB0_2/RTS4_2/RTO20_1/MCSX2_0 P08/TRACED3/TIOA0_2/CTS4_2/ZIN2_1/MCSX3_0 P07/TRACED2/ADTG_0/SCK4_2/BIN2_1/MCLKOUT_0 P06/TRACED1/TIOB5_2/SOT4_2/INT01_1/AIN2_1/MCSX4_0 P05/TRACED0/TIOA5_2/SIN4_2/INT00_1/MCSX5_0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI/MCSX6_0 P01/TCK/SWCLK P00/TRSTX/MCSX7_0 VCC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 (TOP VIEW) VCC 1 75 VSS P5 0/ INT0 0_ 0/ AIN0 _2 /SIN 3_ 1/ RTO10 _0 / MADATA00 _0 2 74 P2 0 /IN T05 _0 /CROU T_0 /AIN 1_ 1/ MAD2 4_ 0 P5 1/ INT0 1 _0/ BIN 0_ 2/ SOT3_ 1/ RTO11 _0 / MADATA01 _0 3 73 P2 1 /SIN 0_0 / INT0 6_ 1/ BIN 1_ 1 P5 2 /IN T02 _0 /ZIN0 _2 /SCK3_ 1/ RTO12 _0 / MADATA02 _0 4 72 P2 2 /SOT0_ 0/ TIOB7 _1 /ZIN1 _1 P53 /SIN 6_ 0/ TIOA1_ 2/ INT0 7_ 2/ RTO13 _0 / MADATA03 _0 5 71 P2 3 /SCK0_0 / TIOA7 _1 P54 / SOT6 _0 / TIOB 1_ 2/ RTO14 _0 / MADATA04 _0 6 70 P1 F/AN 15 /ADTG_5 / FRCK0_ 1/ MAD2 3_ 0 P5 5 /SCK6_0 / ADTG_ 1/ RTO15 _0 / MADATA05 _0 7 69 P1 E/AN 14 /RTS4 _1 /DTTI0X_ 1/ MAD2 2_ 0 P5 6/ INT0 8_ 2/ DTTI1 X_0 / MADATA06 _0 8 68 P1 D/ AN1 3/ CTS4 _1 / IC0 3_ 1/ MAD2 1_ 0 P30 /AIN 0_ 0/ TIOB0 _1 /IN T03 _2 / MADATA07 _0 9 67 P1 C/ AN1 2/ SCK4 _1 / IC0 2_ 1/ MAD2 0_ 0 P31 / BIN0 _0 / TIOB 1_ 1/ SCK6 _1 /IN T04 _2 / MADATA08 _0 10 66 P1 B/ AN1 1/ SOT4_ 1/ IC0 1 _1 /MAD1 9 _0 P3 2/ ZIN0 _0 /TIOB2 _1 /SOT6 _1 /IN T05 _2 / MADATA09 _0 11 65 P1 A/ AN1 0/ SIN4 _1 /IN T05 _1 /IC00 _1 / MAD18 _0 LQFP - 100 P3 3 /IN T04 _0 /TIOB3 _1 / SIN6 _1 /ADTG_6 / MADATA10 _0 12 64 P1 9 /AN 09 /SCK2_ 2/ MAD1 7_ 0 P3 4/ FRCK0 _0 /TIOB4 _1 / MADATA11 _0 13 63 P1 8 /AN 08 /SOT2 _2 /MAD1 6 _0 P3 5/ IC0 3_ 0/ TIOB5 _1 /IN T08 _1 / MADATA12 _0 14 62 AVSS P36 / IC0 2_ 0/ SIN5 _2 /INT09 _1 / MADATA13 _0 15 61 P37 /IC01 _0 /SOT5 _2 /IN T10 _1 / MADATA14 _0 16 60 AVCC P38 / IC0 0_ 0/ SCK5 _2 /INT11 _1 / MADATA15 _0 17 59 P1 7 /AN 07 /SIN 2_ 2/ INT0 4_ 1/ MAD1 5_ 0 P39 / DTTI0 X_0 /ADTG_2 18 58 P1 6 /AN 06 /SCK0_ 1/ MAD1 4_ 0 41 42 43 44 45 46 47 48 49 50 P4B/TIOB2_0/IC12_1/ZIN0_1/MAD05_0 P4C/TIOB3_0/IC13_1/SCK7_1/AIN1_2/MAD06_0 P4D/TIOB4_0/FRCK1_1/SOT7_1/BIN1_2/MAD07_0 P4E/TIOB5_0/INT06_2/SIN7_1/ZIN1_2/MAD08_0 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS 38 INITX P4A/TIOB1_0/IC11_1/BIN0_1/SCK3_2/MAD04_0 37 P47/X1A 40 36 P46/X0A 39 35 P48/DTTI1X_1/INT14_1/SIN3_2/MAD02_0 34 VSS VCC P49/TIOB0_0/IC10_1/AIN0_1/SOT3_2/MAD03_0 33 VCC C 51 32 25 P45/TIOA5_0/RTO15_1/MAD01_0 VSS 31 P1 0 /AN 00 P44/TIOA4_0/RTO14_1/MAD00_0 P1 1 /AN 01 /SIN 1_ 1/ INT0 2_ 1/ FRCK0 _2 /MAD0 9 _0 52 30 P1 2 /AN 02 /SOT1 _1 /IC00 _2 /MAD10 _0 53 24 29 54 23 P3 F/ RTO05 _0 / TIOA5 _1 P42/TIOA2_0/RTO12_1 22 P3 E/ RTO04 _0 / TIOA4 _1 P43/TIOA3_0/RTO13_1/ADTG_7 P3 D/ RTO03 _0 / TIOA3 _1 28 P1 3 /AN 03 /SCK1_ 1/ RTCCO_ 1/ SUB OUT_1 / IC0 1_ 2/ MAD11 _0 27 P1 4 /AN 04 /SIN 0_ 1/ INT0 3_ 1/ IC0 2 _2 /MAD1 2 _0 55 26 P1 5 /AN 05 /SOT0 _1 /IC03 _2 /MAD13 _0 56 21 VCC 57 20 P3 C/ RTO02 _0 / TIOA2 _1 P41/TIOA1_0/RTO11_1/INT13_1 19 P3 B/ RTO01 _0 / TIOA1 _1 P40/TIOA0_0/RTO10_1/INT12_1 P3 A/RTO0 0_ 0/ TIOA0_ 1/ RTCCO_ 2/ SUB OUT_2 AVRH The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. 10 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series z FPT-120P-M21/M37 VSS P81 P80 VCC P60/SIN5_0/TIOA2_2/INT15_1/MRDY_0 P61/SOT5_0/TIOB2_2 P62/SCK5_0/ADTG_3/MOEX_0 P63/INT03_0/SIN5_1/RTO20_0/MWEX_0 P64/TIOA7_0/SOT5_1/INT10_2/FRCK2_1/RTO21_0 P65/TIOB7_0/SCK5_1/IC23_1/RTO22_0 P66/SIN3_0/ADTG_8/INT11_2/IC22_1/RTO23_0 P67/SOT3_0/TIOA7_2/IC21_1/RTO24_0 P68/SCK3_0/TIOB7_2/INT12_2/IC20_1/RTO25_0 P0F/NMIX/CROUT_1/RTCCO_0/DTTI2X_0/DTTI2X_1/SUBOUT_0 P0E/CTS4_0/TIOB3_2/IC13_0/IC23_0/RTO25_1/MDQM1_0 P0D/RTS4_0/TIOA3_2/IC12_0/IC22_0/RTO24_1/MDQM0_0 P0C/SCK4_0/TIOA6_1/IC11_0/IC21_0/RTO23_1/MALE_0 P0B/SOT4_0/TIOB6_1/IC10_0/IC20_0/RTO22_1/MCSX0_0 P0A/SIN4_0/INT00_2/FRCK1_0/FRCK2_0/RTO21_1/MCSX1_0 P09/TRACECLK/TIOB0_2/RTS4_2/RTO20_1/MCSX2_0 P08/TRACED3/TIOA0_2/CTS4_2/ZIN2_1/MCSX3_0 P07/TRACED2/ADTG_0/SCK4_2/BIN2_1/MCLKOUT_0 P06/TRACED1/TIOB5_2/SOT4_2/INT01_1/AIN2_1/MCSX4_0 P05/TRACED0/TIOA5_2/SIN4_2/INT00_1/MCSX5_0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI/MCSX6_0 P01/TCK/SWCLK P00/TRSTX/MCSX7_0 VCC 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 (TOP VIEW) VCC 1 90 VSS P5 0 / INT0 0 _0 / AIN 0_ 2 / SIN3 _ 1 / RTO1 0 _0 / MADATA0 0 _ 0 2 89 P2 0 / INT0 5 _ 0/ CRO UT_0 / AIN1 _1 / MAD2 4 _ 0 P5 1 /INT0 1 _0 / BIN0 _2 / SOT3 _ 1 / RTO1 1 _0 / MADATA0 1 _ 0 3 88 P2 1 / SIN0 _ 0 /INT0 6 _1 / BIN1 _1 P5 2 / INT0 2 _ 0 / ZIN0 _ 2/ SCK3 _ 1 / RTO1 2 _0 / MADATA0 2 _ 0 4 87 P5 3 / SIN6 _0 / TIO A1 _2 / IN T07 _ 2 / RTO1 3 _0 / MADATA0 3 _ 0 5 86 P2 3 / SCK0 _0 / TIO A7_ 1 / RTO0 0 _1 P5 4 / SOT6 _ 0 / TIOB1 _ 2 / RTO1 4 _0 / MADATA0 4 _ 0 6 85 P2 4 / SIN2 _ 1 /INT0 1 _2 / RTO0 1 _ 1 P2 2 / SOT0 _0 / TIOB7 _1 / ZIN 1_ 1 P5 5 / SCK6 _0 / ADTG_ 1 / RTO1 5 _0 / MADATA0 5 _ 0 P2 5 / SOT2 _1 / RTO0 2 _ 1 7 84 P5 6 / SIN1 _ 0 /INT0 8 _2 / DTTI1 X_0 / MADATA0 6 _ 0 8 83 P5 7 / SOT1 _0 / MADATA0 7 _ 0 9 82 P2 7 / TIOA6 _ 2 / INT0 2 _2 / RTO0 4 _ 1 P5 8 / SCK1 _0 / AIN2 _0 / MADATA0 8 _ 0 10 81 P2 8 / TIOB6 _ 2 / ADTG_4 / RTO0 5 _ 1 P5 9 /SIN7 _ 0/ INT0 9 _2 / BIN2 _0 / MADATA0 9 _ 0 11 80 P1 F/ AN1 5/ ADTG_5 / FRCK0 _1 / MAD2 3 _ 0 P5 A/ SOT7 _ 0/ ZIN2 _0 / MADATA1 0 _ 0 12 79 P1 E/ AN1 4/ RTS4 _ 1 / DTTI0 X_ 1 /MAD2 2 _0 P5 B/ SCK7 _0 / MADATA1 1 _ 0 13 78 P1 D/ AN1 3 / CTS4 _1 / IC0 3 _ 1 / MAD2 1 _0 LQFP - 120 77 P2 6 / SCK2 _1 / RTO0 3 _1 P3 0/ AIN0 _0 / TIOB0 _ 1/ INT0 3 _2 / MADATA1 2 _ 0 14 P3 1 / BIN0_ 0 / TIO B1 _1 / SCK6 _ 1/ INT0 4 _2 / MADATA1 3 _ 0 15 76 P1 B/ AN1 1 / SOT4 _1 / IC01 _ 1 / MAD1 9 _0 P3 2 / ZIN0 _ 0 / TIOB 2_ 1 / SOT6 _ 1/ INT0 5 _2 / MADATA1 4 _ 0 16 75 P1 A/ AN1 0 /SIN4 _ 1/ INT0 5 _1 / IC0 0_ 1 / MAD1 8 _ 0 P1 C/ AN1 2 / SCK4 _1 / IC0 2 _ 1 / MAD2 0 _0 P3 3 / INT0 4 _ 0 / TIOB3 _ 1 / SIN6 _ 1 / ADTG_6 / MADATA1 5 _ 0 17 74 P1 9 / AN0 9/ SCK2 _ 2 / MAD1 7 _0 P3 4 / FRCK0 _0 / TIO B4 _1 / MNALE_ 0 18 73 P1 8 / AN0 8/ SO T2_ 2 / MAD1 6 _0 P3 5/ IC0 3 _0 / TIOB5 _1 / INT0 8 _1 / MNCLE_ 0 19 72 AVSS P3 6/ IC0 2 _0 / SIN5 _2 / INT09 _ 1 / MNWEX_ 0 20 71 P3 7 / IC01 _ 0 / SOT5 _2 / INT1 0 _1 / MNREX_ 0 21 70 AVCC P3 8 / IC0 0 _ 0 /SCK5_ 2 / INT1 1 _ 1 22 69 P1 7 / AN0 7/ SIN2 _2 / INT0 4 _1 / MAD1 5 _ 0 P3 9 / DTTI0 X_0 / ADTG_ 2 23 68 P1 6 / AN0 6/ SCK0 _ 1 / MAD1 4 _0 P1 5 / AN0 5/ SO T0_ 1 / IC0 3 _ 2 / MAD1 3 _0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 VCC P46/X0A P47/X1A INITX P48/DTTI1X_1/INT14_1/SIN3_2/MAD02_0 P49/TIOB0_0/IC10_1/AIN0_1/SOT3_2/MAD03_0 P4A/TIOB1_0/IC11_1/BIN0_1/SCK3_2/MAD04_0 P4B/TIOB2_0/IC12_1/ZIN0_1/MAD05_0 P4C/TIOB3_0/IC13_1/SCK7_1/AIN1_2/MAD06_0 P4D/TIOB4_0/FRCK1_1/SOT7_1/BIN1_2/MAD07_0 P4E/TIOB5_0/INT06_2/SIN7_1/ZIN1_2/MAD08_0 P70/TIOA4_2 P71/INT13_2/TIOB4_2 P72/SIN2_0/INT14_2/TIOA6_0 P73/SOT2_0/INT15_2/TIOB6_0 P74/SCK2_0 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS VCC VSS P1 0 / AN0 0 61 38 62 30 37 29 VSS C P3F/ RTO0 5 _ 0 / TIOA5 _ 1 P45/TIOA5_0/RTO15_1/MAD01_0 P1 1 / AN0 1/ SIN1 _1 / INT0 2 _1 / FRCK0 _2 / MAD09 _ 0 36 63 35 28 P44/TIOA4_0/RTO14_1/MAD00_0 P3E/ RTO0 4 _ 0 / TIOA4 _ 1 P43/TIOA3_0/RTO13_1/ADTG_7 P1 2 / AN0 2/ SO T1_ 1 / IC0 0 _ 2 / MAD1 0 _0 34 64 P42/TIOA2_0/RTO12_1 27 33 P1 3 / AN0 3/ SCK1 _ 1 / RTCCO_ 1 /SU B OUT_ 1/ IC0 1 _2 / MAD1 1 _ 0 P3 D/ RTO0 3 _ 0 / TIOA3 _ 1 32 65 31 66 26 VCC 67 25 P3 C/ RTO0 2 _ 0 / TIOA2 _ 1 P41/TIOA1_0/RTO11_1/INT13_1 24 P3 B/ RTO0 1 _ 0 / TIOA1 _ 1 P40/TIOA0_0/RTO10_1/INT12_1 P3 A/ RTO0 0 _0 / TIO A0 _1 / RTCCO_ 2 / SUBOUT_ 2 AVRH P1 4 / AN0 4/ SIN0 _1 / INT0 3 _1 / IC02 _ 2 / MAD1 2 _0 The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 11 r1.0 MB9B110R Series z FPT-100P-M36 P50/INT00_0/AIN0_2/SIN3_1/RTO10_0/MADATA00_0 VCC VSS P81 P80 VCC P60/SIN5_0/TIOA2_2/INT15_1/MRDY_0 P61/SOT5_0/TIOB2_2 P62/SCK5_0/ADTG_3/MOEX_0 P63/INT03_0/SIN5_1/MWEX_0 P0F/NMIX/CROUT_1/RTCCO_0/DTTI2X_0/DTTI2X_1/SUBOUT_0 P0E/CTS4_0/TIOB3_2/IC13_0/IC23_0/RTO25_1/MDQM1_0 P0D/RTS4_0/TIOA3_2/IC12_0/IC22_0/RTO24_1/MDQM0_0 P0C/SCK4_0/TIOA6_1/IC11_0/IC21_0/RTO23_1/MALE_0 P0B/SOT4_0/TIOB6_1/IC10_0/IC20_0/RTO22_1/MCSX0_0 P0A/SIN4_0/INT00_2/FRCK1_0/FRCK2_0/RTO21_1/MCSX1_0 P09/TRACECLK/TIOB0_2/RTS4_2/RTO20_1/MCSX2_0 P08/TRACED3/TIOA0_2/CTS4_2/ZIN2_1/MCSX3_0 P07/TRACED2/ADTG_0/SCK4_2/BIN2_1/MCLKOUT_0 P06/TRACED1/TIOB5_2/SOT4_2/INT01_1/AIN2_1/MCSX4_0 P05/TRACED0/TIOA5_2/SIN4_2/INT00_1/MCSX5_0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI/MCSX6_0 P01/TCK/SWCLK P00/TRSTX/MCSX7_0 VCC VSS P20/INT05_0/CROUT_0/AIN1_1/MAD24_0 P21/SIN0_0/INT06_1/BIN1_1 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 (TOP VIEW) P5 1 / INT0 1 _0 / B IN0 _2 / SOT3 _1 / RTO1 1 _0 / MADATA0 1 _0 81 50 P2 2 / SOT0 _ 0 / TIOB 7 _ 1 / ZIN1 _ 1 P5 2 / INT0 2 _0 / ZIN0 _2 / SCK3 _1 / RTO1 2 _0 / MADATA0 2 _0 82 49 P2 3 / SCK0 _ 0 / TIOA7 _ 1 P5 3 / SIN6 _0 / TIOA1 _2 / INT0 7 _2 / RTO1 3 _0 / MADATA0 3 _0 83 48 P1 F/ AN1 5 / ADTG_5 / FRCK0 _1 / MAD2 3 _0 P5 4 / SOT6 _0 / TIOB 1 _2 / RTO1 4 _0 / MADATA0 4 _0 84 47 P1 E/ AN1 4 / RTS4 _ 1 / DTTI0 X_ 1 / MAD2 2 _ 0 P5 5 / SCK6 _0 / ADTG_1 / RTO1 5 _0 / MADATA0 5 _0 85 46 P1 D/ AN1 3 / CTS4 _1 / IC0 3 _1 / MAD2 1 _0 P5 6 / INT0 8 _2 / DTTI1 X_0 / MADATA0 6 _0 86 45 P1 C/ AN1 2 / SCK4 _1 / IC0 2 _1 / MAD2 0 _0 P3 0 / AIN0 _0 / TIOB 0 _1 / INT0 3 _2 / MADATA0 7 _0 87 44 P1 B / AN1 1 / SOT4 _1 / IC0 1 _1 / MAD1 9 _0 P3 1 / B IN0 _0 / TIOB 1 _1 / SCK6 _1 / INT0 4 _2 / MADATA0 8 _0 88 43 P1 A/ AN1 0 / SIN4 _1 / INT0 5 _1 / IC0 0 _1 / MAD1 8 _0 42 P1 9 / AN0 9 / SCK2 _ 2 / MAD1 7 _ 0 41 P1 8 / AN0 8 / SOT2 _ 2 / MAD1 6 _ 0 AVSS P3 2 / ZIN0 _0 / TIOB 2 _1 / SOT6 _1 / INT0 5 _2 / MADATA0 9 _0 89 P3 3 / INT0 4 _0 / TIOB 3 _1 / SIN6 _1 / ADTG_6 / MADATA1 0 _0 90 P3 4 / FRCK0 _0 / TIOB 4 _1 / MADATA1 1 _0 QFP - 100 91 40 P3 5 / IC0 3 _0 / TIOB 5 _1 / INT0 8 _1 / MADATA1 2 _0 92 39 P3 6 / IC0 2 _0 / SIN5 _2 / INT0 9 _1 / MADATA1 3 _0 93 38 AVCC P3 7 / IC0 1 _0 / SOT5 _2 / INT1 0 _1 / MADATA1 4 _0 94 37 P1 7 / AN0 7 / SIN2 _ 2 / INT0 4 _ 1 / MAD1 5 _ 0 P3 8 / IC0 0 _0 / SCK5 _2 / INT1 1 _1 / MADATA1 5 _0 95 36 P1 6 / AN0 6 / SCK0 _ 1 / MAD1 4 _ 0 P3 9 / DTTI0 X_0 / ADTG_2 AVRH 96 35 P1 5 / AN0 5 / SOT0 _ 1 / IC0 3 _ 2 / MAD1 3 _ 0 P3 A/ RTO0 0 _0 / TIOA0 _1 / RTCCO_2 / SUBOUT_2 97 34 P1 4 / AN0 4 / SIN0 _ 1 / INT0 3 _ 1 / IC0 2 _ 2 / MAD1 2 _ 0 P3 B / RTO0 1 _0 / TIOA1 _1 98 33 P3 C/ RTO0 2 _0 / TIOA2 _1 99 32 P1 2 / AN0 2 / SOT1 _ 1 / IC0 0 _ 2 / MAD1 0 _ 0 31 P1 1 / AN0 1 / SIN1 _ 1 / INT0 2 _ 1 / FRCK0 _ 2 / MAD0 9 _ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 P3E/RTO04_0/TIOA4_1 P3F/RTO05_0/TIOA5_1 VSS VCC P40/TIOA0_0/RTO10_1/INT12_1 P41/TIOA1_0/RTO11_1/INT13_1 P42/TIOA2_0/RTO12_1 P43/TIOA3_0/RTO13_1/ADTG_7 P44/TIOA4_0/RTO14_1/MAD00_0 P45/TIOA5_0/RTO15_1/MAD01_0 C VSS VCC P46/X0A P47/X1A INITX P48/DTTI1X_1/INT14_1/SIN3_2/MAD02_0 P49/TIOB0_0/IC10_1/AIN0_1/SOT3_2/MAD03_0 P4A/TIOB1_0/IC11_1/BIN0_1/SCK3_2/MAD04_0 P4B/TIOB2_0/IC12_1/ZIN0_1/MAD05_0 P4C/TIOB3_0/IC13_1/SCK7_1/AIN1_2/MAD06_0 P4D/TIOB4_0/FRCK1_1/SOT7_1/BIN1_2/MAD07_0 P4E/TIOB5_0/INT06_2/SIN7_1/ZIN1_2/MAD08_0 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS VCC P10/AN00 P3 D/ RTO0 3 _0 / TIOA3 _1 1 0 0 P1 3 / AN0 3 / SCK1 _ 1 / RTCCO_ 1 / SUBOUT_1 / IC0 1 _ 2 / MAD1 1 _ 0 The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. 12 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series z BGA-112P-M04 (TOP VIEW) 1 2 3 4 5 6 7 A VSS P81 P80 VCC P0E P0B P07 B VCC VSS P52 P61 P0F P0C C P50 P51 VSS P60 P62 D P53 P54 P55 VSS P56 E P30 P31 P32 P33 Index F P34 P35 P36 G P37 P38 H P3B J 8 9 10 11 TMS/ TRSTX SWDIO VCC VSS P08 TDO/ SWO TCK/ SWCLK VSS TDI P0D P09 P05 VSS P20 P21 P63 P0A VSS P06 P23 AN15 P22 AN14 AN12 AN11 P39 AN13 AN10 AN09 AVRH P3A P3D AN08 AN07 AN06 AVSS P3C P3E VSS P44 P4C AN05 VSS AN04 AN03 AVCC VCC P3F VSS P40 P43 P49 P4D AN02 VSS AN01 AN00 K VCC VSS X1A INITX P42 P48 P4B P4E MD1 VSS VCC L VSS C X0A VSS P41 P45 P4A MD0 X0 X1 VSS The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 13 r1.0 MB9B110R Series PIN DESCRIPTION The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 1 B1 1 79 2 C1 2 80 3 C2 3 81 4 B3 4 82 5 D1 5 83 6 D2 6 84 14 FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name VCC P50 INT00_0 AIN0_2 SIN3_1 RTO10_0 (PPG10_0) MADATA00_0 P51 INT01_0 BIN0_2 SOT3_1 (SDA3_1) RTO11_0 (PPG10_0) MADATA01_0 P52 INT02_0 ZIN0_2 SCK3_1 (SCL3_1) RTO12_0 (PPG12_0) MADATA02_0 P53 SIN6_0 TIOA1_2 INT07_2 RTO13_0 (PPG12_0) MADATA03_0 P54 SOT6_0 (SDA6_0) TIOB1_2 RTO14_0 (PPG14_0) MADATA04_0 I/O circuit type Pin state type - E H E H E H E H E I DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 7 D3 8 D5 QFP-100 7 85 86 8 - - - - - 9 - - - 10 - - - 11 - - - 12 - - - 13 - DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P55 SCK6_0 (SCL6_0) ADTG_1 RTO15_0 (PPG14_0) MADATA05_0 P56 I/O circuit type Pin state type E I E H E I E I E H E I E I INT08_2 DTTI1X_0 MADATA06_0 SIN1_0 (120pin only) P57 SOT1_0 (SDA1_0) MADATA07_0 P58 SCK1_0 (SCL1_0) AIN2_0 MADATA08_0 P59 SIN7_0 INT09_2 BIN2_0 MADATA09_0 P5A SOT7_0 (SDA7_0) ZIN2_0 MADATA10_0 P5B SCK7_0 (SCL7_0) MADATA11_0 15 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 14 9 E1 87 - - - 14 - Pin Name P30 AIN0_0 TIOB0_1 INT03_2 MADATA07_0 (100pin only) MADATA12_0 (120pin only) P31 I/O circuit type Pin state type E H E H E H E H E I BIN0_0 15 10 E2 88 - - 11 E3 15 - 16 89 - - 16 - 17 12 E4 90 - - 13 F1 17 - 18 91 - - 18 16 FUJITSU SEMICONDUCTOR CONFIDENTIAL - TIOB1_1 SCK6_1 (SCL6_1) INT04_2 MADATA08_0 (100pin only) MADATA13_0 (120pin only) P32 ZIN0_0 TIOB2_1 SOT6_1 (SDA6_1) INT05_2 MADATA09_0 (100pin only) MADATA14_0 (120pin only) P33 INT04_0 TIOB3_1 SIN6_1 ADTG_6 MADATA10_0 (100pin only) MADATA15_0 (120pin only) P34 FRCK0_0 TIOB4_1 MADATA11_0 (100pin only) MNALE_0 (120pin only) DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 19 14 F2 92 - - - 15 F3 19 - 20 93 - - 16 G1 20 - 21 94 - - 17 G2 21 - 22 95 18 F4 23 96 19 G3 24 97 - B2 - - DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P35 IC03_0 TIOB5_1 INT08_1 MADATA12_0 (100pin only) MNCLE_0 (120pin only) P36 IC02_0 SIN5_2 INT09_1 MADATA13_0 (100pin only) MNWEX_0 (120pin only) P37 IC01_0 SOT5_2 (SDA5_2) INT10_1 MADATA14_0 (100pin only) MNREX_0 (120pin only) P38 IC00_0 SCK5_2 (SCL5_2) INT11_1 MADATA15_0 (100pin only) P39 DTTI0X_0 ADTG_2 P3A RTO00_0 (PPG00_0) TIOA0_1 RTCCO_2 SUBOUT_2 VSS I/O circuit type Pin state type E H E H E H E H E I G I - 17 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 20 H1 25 98 21 H2 26 99 22 G4 27 100 23 H3 28 1 24 J2 29 2 25 26 L1 J1 30 31 3 4 27 J4 32 5 28 L5 33 6 29 K5 34 7 30 J5 35 8 - K2 J3 H4 - - 18 FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P3B RTO01_0 (PPG00_0) TIOA1_1 P3C RTO02_0 (PPG02_0) TIOA2_1 P3D RTO03_0 (PPG02_0) TIOA3_1 P3E RTO04_0 (PPG04_0) TIOA4_1 P3F RTO05_0 (PPG04_0) TIOA5_1 VSS VCC P40 TIOA0_0 RTO10_1 (PPG10_1) INT12_1 P41 TIOA1_0 RTO11_1 (PPG10_1) INT13_1 P42 TIOA2_0 RTO12_1 (PPG12_1) P43 TIOA3_0 RTO13_1 (PPG12_1) ADTG_7 VSS VSS VSS I/O circuit type Pin state type G I G I G I G I G I - G H G H G I G I - DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 31 H5 36 9 32 L6 37 10 33 34 35 L2 L4 K1 38 39 40 11 12 13 36 L3 41 14 37 K3 42 15 38 K4 43 16 39 K6 44 17 40 J6 45 18 41 L7 46 19 42 K7 47 20 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P44 TIOA4_0 RTO14_1 (PPG14_1) MAD00_0 P45 TIOA5_0 RTO15_1 (PPG14_1) MAD01_0 C VSS VCC P46 X0A P47 X1A INITX P48 DTTI1X_1 INT14_1 SIN3_2 MAD02_0 P49 TIOB0_0 IC10_1 AIN0_1 SOT3_2 (SDA3_2) MAD03_0 P4A TIOB1_0 IC11_1 BIN0_1 SCK3_2 (SCL3_2) MAD04_0 P4B TIOB2_0 IC12_1 ZIN0_1 MAD05_0 I/O circuit type Pin state type G I G I D M D N B C E H E I E I E I 19 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 43 H6 48 21 44 J7 49 22 45 K8 50 23 - - 51 - - - 52 - - - 53 - - - 54 - - - 55 - 46 K9 56 24 47 L8 57 25 20 FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P4C TIOB3_0 IC13_1 SCK7_1 (SCL7_1) AIN1_2 MAD06_0 P4D TIOB4_0 FRCK1_1 SOT7_1 (SDA7_1) BIN1_2 MAD07_0 P4E TIOB5_0 INT06_2 SIN7_1 ZIN1_2 MAD08_0 P70 TIOA4_2 P71 INT13_2 TIOB4_2 P72 SIN2_0 INT14_2 TIOA6_0 P73 SOT2_0 (SDA2_0) INT15_2 TIOB6_0 P74 SCK2_0 (SCL2_0) PE0 MD1 MD0 I/O circuit type Pin state type I* I I* I I* H E I E H E H E H E I C P P D DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 48 L9 58 26 49 L10 59 27 50 51 L11 K11 60 61 28 29 52 J11 62 30 53 J10 63 31 - K10 J9 - - 54 J8 64 32 55 H10 65 33 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name PE2 X0 PE3 X1 VSS VCC P10 AN00 P11 AN01 SIN1_1 INT02_1 FRCK0_2 MAD09_0 VSS VSS P12 AN02 SOT1_1 (SDA1_1) IC00_2 MAD10_0 P13 AN03 SCK1_1 (SCL1_1) RTCCO_1 SUBOUT_1 IC01_2 MAD11_0 I/O circuit type Pin state type A A A B - F K F L - F K F K 21 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 56 H9 66 34 57 H7 67 35 58 G10 68 36 59 G9 69 37 60 61 62 H11 F11 G11 70 71 72 38 39 40 63 G8 73 41 64 F10 74 42 65 F9 75 43 - H8 - - 22 FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P14 AN04 SIN0_1 INT03_1 IC02_2 MAD12_0 P15 AN05 SOT0_1 (SDA0_1) IC03_2 MAD13_0 P16 AN06 SCK0_1 (SCL0_1) MAD14_0 P17 AN07 SIN2_2 INT04_1 MAD15_0 AVCC AVRH AVSS P18 AN08 SOT2_2 (SDA2_2) MAD16_0 P19 AN09 SCK2_2 (SCL2_2) MAD17_0 P1A AN10 SIN4_1 INT05_1 IC00_1 MAD18_0 VSS I/O circuit type Pin state type F L F K F K F L - F K F K F L - DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 66 E11 76 44 67 E10 77 45 68 F8 78 46 69 E9 79 47 70 D11 80 48 - - 81 - - - 82 - - - 83 - DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P1B AN11 SOT4_1 (SDA4_1) IC01_1 MAD19_0 P1C AN12 SCK4_1 (SCL4_1) IC02_1 MAD20_0 P1D AN13 CTS4_1 IC03_1 MAD21_0 P1E AN14 RTS4_1 DTTI0X_1 MAD22_0 P1F AN15 ADTG_5 FRCK0_1 MAD23_0 P28 TIOB6_2 ADTG_4 RTO05_1 (PPG04_1) P27 TIOA6_2 INT02_2 RTO04_1 (PPG04_1) P26 SCK2_1 (SCL2_1) RTO03_1 (PPG02_1) I/O circuit type Pin state type F K F K F K F K F K E I E H E I 23 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 - - 84 - - B10 C9 - - - - 85 - 71 D10 49 86 - - - 72 E8 87 50 73 C11 88 51 74 C10 89 52 75 76 A11 A10 90 91 53 54 77 A9 92 55 78 B9 93 56 24 FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P25 SOT2_1 (SDA2_1) RTO02_1 (PPG02_1) VSS VSS P24 SIN2_1 INT01_2 RTO01_1 (PPG00_1) P23 SCK0_0 (SCL0_0) TIOA7_1 RTO00_1 (PPG00_1) P22 SOT0_0 (SDA0_0) TIOB7_1 ZIN1_1 P21 SIN0_0 INT06_1 BIN1_1 P20 INT05_0 CROUT_0 AIN1_1 MAD24_0 VSS VCC P00 TRSTX MCSX7_0 P01 TCK SWCLK I/O circuit type Pin state type E I - E H E I E I E H E H E E E E DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 79 B11 94 57 80 A8 95 58 81 B8 96 59 82 C8 97 60 - D8 - - 83 D9 98 61 84 A7 99 62 85 B7 100 63 86 C7 101 64 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P02 TDI MCSX6_0 P03 TMS SWDIO P04 TDO SWO P05 TRACED0 TIOA5_2 SIN4_2 INT00_1 MCSX5_0 VSS P06 TRACED1 TIOB5_2 SOT4_2 (SDA4_2) INT01_1 AIN2_1 MCSX4_0 P07 TRACED2 ADTG_0 SCK4_2 (SCL4_2) BIN2_1 MCLKOUT_0 P08 TRACED3 TIOA0_2 CTS4_2 ZIN2_1 MCSX3_0 P09 TRACECLK TIOB0_2 RTS4_2 RTO20_1 (PPG20_1) MCSX2_0 I/O circuit type Pin state type E E E E E E E F - E F E G E G E G 25 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 87 D7 102 65 88 A6 103 66 89 B6 104 67 90 C6 105 68 91 A5 106 69 - D4 C3 - - 26 FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P0A SIN4_0 INT00_2 FRCK1_0 FRCK2_0 RTO21_1 (PPG20_1) MCSX1_0 P0B SOT4_0 (SDA4_0) TIOB6_1 IC10_0 IC20_0 RTO22_1 (PPG22_1) MCSX0_0 P0C SCK4_0 (SCL4_0) TIOA6_1 IC11_0 IC21_0 RTO23_1 MALE_0 P0D RTS4_0 TIOA3_2 IC12_0 IC22_0 RTO24_1 (PPG24_1) MDQM0_0 P0E CTS4_0 TIOB3_2 IC13_0 IC23_0 RTO25_1 (PPG24_1) MDQM1_0 VSS VSS I/O circuit type Pin state type I* H I* I I* I E I E I - DS706-00028-1v0-E r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 92 B5 107 70 - - 108 - - - 109 - - - 110 - - - 111 - - - 112 - DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Pin Name P0F NMIX CROUT_1 RTCCO_0 SUBOUT_0 DTTI2X_0 DTTI2X_1 P68 SCK3_0 (SCL3_0) TIOB7_2 INT12_2 IC20_1 RTO25_0 (PPG24_0) P67 SOT3_0 (SDA3_0) TIOA7_2 IC21_1 RTO24_0 (PPG24_0) P66 SIN3_0 ADTG_8 INT11_2 IC22_1 RTO23_0 (PPG22_0) P65 TIOB7_0 SCK5_1 (SCL5_1) IC23_1 RTO22_0 (PPG22_0) P64 TIOA7_0 SOT5_1 (SDA5_1) INT10_2 FRCK2_1 RTO21_0 (PPG20_0) I/O circuit type Pin state type E J E H E I E H E I E H 27 r1.0 MB9B110R Series LQFP-100 Pin No BGA-112 LQFP-120 QFP-100 Pin Name I/O circuit type Pin state type E H E I E I I* H - - 94 C5 114 72 95 B4 115 73 96 C4 116 74 97 A4 117 75 P63 INT03_0 SIN5_1 MWEX_0 RTO20_0 (PPG20_0) P62 SCK5_0 (SCL5_0) ADTG_3 MOEX_0 P61 SOT5_0 (SDA5_0) TIOB2_2 P60 SIN5_0 TIOA2_2 INT15_1 MRDY_0 VCC 98 A3 118 76 P80 H O A2 A1 119 120 77 78 P81 VSS H O 93 D6 71 113 99 100 *: 5V tolerant I/O - 28 FUJITSU SEMICONDUCTOR CONFIDENTIAL - - DS706-00028-1v0-E r1.0 MB9B110R Series SIGNAL DESCRIPTION Pin No Module Pin name ADC ADTG_0 ADTG_1 ADTG_2 ADTG_3 ADTG_4 ADTG_5 ADTG_6 ADTG_7 ADTG_8 AN00 AN01 AN02 AN03 AN04 AN05 AN06 AN07 AN08 AN09 AN10 AN11 AN12 AN13 AN14 AN15 TIOA0_0 TIOA0_1 TIOA0_2 TIOB0_0 TIOB0_1 TIOB0_2 TIOA1_0 TIOA1_1 TIOA1_2 TIOB1_0 TIOB1_1 TIOB1_2 TIOA2_0 TIOA2_1 TIOA2_2 TIOB2_0 TIOB2_1 TIOB2_2 Base Timer 0 Base Timer 1 Base Timer 2 Function A/D converter external trigger input pin A/D converter analog input pin. ANxx describes ADC ch.xx. Base timer ch.0 TIOA pin Base timer ch.0 TIOB pin Base timer ch.1 TIOA pin Base timer ch.1 TIOB pin Base timer ch.2 TIOA pin Base timer ch.2 TIOB pin DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 84 7 18 94 70 12 30 52 53 54 55 56 57 58 59 63 64 65 66 67 68 69 70 27 19 85 40 9 86 28 20 5 41 10 6 29 21 96 42 11 95 A7 D3 F4 C5 D11 E4 J5 J11 J10 J8 H10 H9 H7 G10 G9 G8 F10 F9 E11 E10 F8 E9 D11 J4 G3 B7 J6 E1 C7 L5 H1 D1 L7 E2 D2 K5 H2 C4 K7 E3 B4 99 7 23 114 81 80 17 35 110 62 63 64 65 66 67 68 69 73 74 75 76 77 78 79 80 32 24 100 45 14 101 33 25 5 46 15 6 34 26 116 47 16 115 62 85 96 72 48 90 8 30 31 32 33 34 35 36 37 41 42 43 44 45 46 47 48 5 97 63 18 87 64 6 98 83 19 88 84 7 99 74 20 89 73 29 r1.0 MB9B110R Series Pin No Module Pin name Base Timer 3 TIOA3_0 TIOA3_1 TIOA3_2 TIOB3_0 TIOB3_1 TIOB3_2 TIOA4_0 TIOA4_1 TIOA4_2 TIOB4_0 TIOB4_1 TIOB4_2 TIOA5_0 TIOA5_1 TIOA5_2 TIOB5_0 TIOB5_1 TIOB5_2 TIOA6_0 TIOA6_1 TIOA6_2 TIOB6_0 TIOB6_1 TIOB6_2 TIOA7_0 TIOA7_1 TIOA7_2 TIOB7_0 TIOB7_1 TIOB7_2 Base Timer 4 Base Timer 5 Base Timer 6 Base Timer 7 Function Base timer ch.3 TIOA pin Base timer ch.3 TIOB pin Base timer ch.4 TIOA pin Base timer ch.4 TIOB pin Base timer ch.5 TIOA pin Base timer ch.5 TIOB pin Base timer ch.6 TIOA pin Base timer ch.6 TIOB pin Base timer ch.7 TIOA pin Base timer ch.7 TIOB pin 30 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 30 22 90 43 12 91 31 23 44 13 32 24 82 45 14 83 89 88 71 72 - J5 G4 C6 H6 E4 A5 H5 H3 J7 F1 L6 J2 C8 K8 F2 D9 B6 A6 D10 E8 - 35 27 105 48 17 106 36 28 51 49 18 52 37 29 97 50 19 98 53 104 82 54 103 81 112 86 109 111 87 108 8 100 68 21 90 69 9 1 22 91 10 2 60 23 92 61 67 66 49 50 - DS706-00028-1v0-E r1.0 MB9B110R Series Pin No Module Pin name Debugger SWCLK SWDIO External Bus SWO TCK TDI TDO TMS TRACECLK TRACED0 TRACED1 TRACED2 TRACED3 TRSTX MAD00_0 MAD01_0 MAD02_0 MAD03_0 MAD04_0 MAD05_0 MAD06_0 MAD07_0 MAD08_0 MAD09_0 MAD10_0 MAD11_0 MAD12_0 MAD13_0 MAD14_0 MAD15_0 MAD16_0 MAD17_0 MAD18_0 MAD19_0 MAD20_0 MAD21_0 MAD22_0 MAD23_0 MAD24_0 MCSX0_0 MCSX1_0 MCSX2_0 MCSX3_0 MCSX4_0 MCSX5_0 MCSX6_0 MCSX7_0 Function Serial wire debug interface clock input pin Serial wire debug interface data input / output pin Serial wire viewer output pin J-TAG test clock input pin J-TAG test data input pin J-TAG debug data output pin J-TAG test mode state input/output pin Trace CLK output pin of ETM Trace data output pin of ETM J-TAG test reset input pin External bus interface address bus External bus interface chip select output pin DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 78 B9 93 56 80 A8 95 58 81 78 79 81 80 86 82 83 84 85 77 31 32 39 40 41 42 43 44 45 53 54 55 56 57 58 59 63 64 65 66 67 68 69 70 74 88 87 86 85 83 82 79 77 B8 B9 B11 B8 A8 C7 C8 D9 A7 B7 A9 H5 L6 K6 J6 L7 K7 H6 J7 K8 J10 J8 H10 H9 H7 G10 G9 G8 F10 F9 E11 E10 F8 E9 D11 C10 A6 D7 C7 B7 D9 C8 B11 A9 96 93 94 96 95 101 97 98 99 100 92 36 37 44 45 46 47 48 49 50 63 64 65 66 67 68 69 73 74 75 76 77 78 79 80 89 103 102 101 100 98 97 94 92 59 56 57 59 58 64 60 61 62 63 55 9 10 17 18 19 20 21 22 23 31 32 33 34 35 36 37 41 42 43 44 45 46 47 48 52 66 65 64 63 61 60 57 55 31 r1.0 MB9B110R Series Pin No Module Pin name External Bus MADATA0_0 MADATA1_0 MADATA2_0 MADATA3_0 MADATA4_0 MADATA5_0 MADATA6_0 MADATA7_0 MADATA8_0 MADATA9_0 MADATA10_0 MADATA11_0 MADATA12_0 MADATA13_0 MADATA14_0 MADATA15_0 MDQM0_0 MDQM1_0 MALE_0 MRDY_0 MCLKOUT_0 MNALE_0 MNCLE_0 MNREX_0 MNWEX_0 MOEX_0 MWEX_0 Function External bus interface data bus (Address / data multiplex bus) External bus interface byte mask signal output pin External bus interface Address Latch enable output signal for multiplex External bus interface external RDY input signal External bus interface external clock output pin External bus interface ALE signal to control NAND Flash output pin External bus interface CLE signal to control NAND Flash output pin External bus interface read enable signal to control NAND Flash External bus interface write enable signal to control NAND Flash External bus interface read enable signal for SRAM External bus interface write enable signal for SRAM 32 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 90 91 C1 C2 B3 D1 D2 D3 D5 E1 E2 E3 E4 F1 F2 F3 G1 G2 C6 A5 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 105 106 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 68 69 89 B6 104 67 96 C4 116 74 84 A7 99 62 - - 18 - - - 19 - - - 21 - - - 20 - 94 C5 114 72 93 D6 113 71 DS706-00028-1v0-E r1.0 MB9B110R Series Pin No Module Pin name External Interrupt INT00_0 INT00_1 INT00_2 INT01_0 INT01_1 INT01_2 INT02_0 INT02_1 INT02_2 INT03_0 INT03_1 INT03_2 INT04_0 INT04_1 INT04_2 INT05_0 INT05_1 INT05_2 INT06_1 INT06_2 INT07_2 INT08_1 INT08_2 INT09_1 INT09_2 INT10_1 INT10_2 INT11_1 INT11_2 INT12_1 INT12_2 INT13_1 INT13_2 INT14_1 INT14_2 INT15_1 INT15_2 NMIX Function External interrupt request 00 input pin External interrupt request 01 input pin External interrupt request 02 input pin External interrupt request 03 input pin External interrupt request 04 input pin External interrupt request 05 input pin External interrupt request 06 input pin External interrupt request 07 input pin External interrupt request 08 input pin External interrupt request 09 input pin External interrupt request 10 input pin External interrupt request 11 input pin External interrupt request 12 input pin External interrupt request 13 input pin External interrupt request 14 input pin External interrupt request 15 input pin Non-Maskable Interrupt input pin DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 2 82 87 3 83 4 53 93 56 9 12 59 10 74 65 11 73 45 5 14 8 15 16 17 27 28 39 96 92 C1 C8 D7 C2 D9 B3 J10 D6 H9 E1 E4 G9 E2 C10 F9 E3 C11 K8 D1 F2 D5 F3 G1 G2 J4 L5 K6 C4 B5 2 97 102 3 98 85 4 63 82 113 66 14 17 69 15 89 75 16 88 50 5 19 8 20 11 21 112 22 110 32 108 33 52 44 53 116 54 107 80 60 65 81 61 82 31 71 34 87 90 37 88 52 43 89 51 23 83 92 86 93 94 95 5 6 17 74 70 33 r1.0 MB9B110R Series Pin No Module Pin name GPIO P00 P01 P02 P03 P04 P05 P06 P07 P08 P09 P0A P0B P0C P0D P0E P0F P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P1A P1B P1C P1D P1E P1F P20 P21 P22 P23 P24 P25 P26 P27 P28 Function General-purpose I/O port 0 General-purpose I/O port 1 General-purpose I/O port 2 34 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 52 53 54 55 56 57 58 59 63 64 65 66 67 68 69 70 74 73 72 71 - A9 B9 B11 A8 B8 C8 D9 A7 B7 C7 D7 A6 B6 C6 A5 B5 J11 J10 J8 H10 H9 H7 G10 G9 G8 F10 F9 E11 E10 F8 E9 D11 C10 C11 E8 D10 - 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 62 63 64 65 66 67 68 69 73 74 75 76 77 78 79 80 89 88 87 86 85 84 83 82 81 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 30 31 32 33 34 35 36 37 41 42 43 44 45 46 47 48 52 51 50 49 - DS706-00028-1v0-E r1.0 MB9B110R Series Pin No Module Pin name GPIO P30 P31 P32 P33 P34 P35 P36 P37 P38 P39 P3A P3B P3C P3D P3E P3F P40 P41 P42 P43 P44 P45 P46 P47 P48 P49 P4A P4B P4C P4D P4E P50 P51 P52 P53 P54 P55 P56 P57 P58 P59 P5A P5B Function General-purpose I/O port 3 General-purpose I/O port 4 General-purpose I/O port 5 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 28 29 30 31 32 36 37 39 40 41 42 43 44 45 2 3 4 5 6 7 8 - E1 E2 E3 E4 F1 F2 F3 G1 G2 F4 G3 H1 H2 G4 H3 J2 J4 L5 K5 J5 H5 L6 L3 K3 K6 J6 L7 K7 H6 J7 K8 C1 C2 B3 D1 D2 D3 D5 - 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 32 33 34 35 36 37 41 42 44 45 46 47 48 49 50 2 3 4 5 6 7 8 9 10 11 12 13 87 88 89 90 91 92 93 94 95 96 97 98 99 100 1 2 5 6 7 8 9 10 14 15 17 18 19 20 21 22 23 80 81 82 83 84 85 86 - 35 r1.0 MB9B110R Series Pin No Module Pin name GPIO P60 P61 P62 P63 P64 P65 P66 P67 P68 P70 P71 P72 P73 P74 P80 P81 PE0 PE2 PE3 SIN0_0 SIN0_1 Multifunction Serial 0 SOT0_0 (SDA0_0) SOT0_1 (SDA0_1) SCK0_0 (SCL0_0) SCK0_1 (SCL0_1) Multifunction Serial 1 SIN1_0 SIN1_1 SOT1_0 (SDA1_0) SOT1_1 (SDA1_1) SCK1_0 (SCL1_0) SCK1_1 (SCL1_1) Function General-purpose I/O port 6 General-purpose I/O port 7 General-purpose I/O port 8 General-purpose I/O port E Multi-function serial interface ch.0 input pin Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SCL0 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.1 input pin Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 4) and as SCL1 when it is used in an I2C (operation mode 4). 36 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 96 95 94 93 98 99 46 48 49 73 56 C4 B4 C5 D6 A3 A2 K9 L9 L10 C11 H9 116 115 114 113 112 111 110 109 108 51 52 53 54 55 118 119 56 58 59 88 66 74 73 72 71 76 77 24 26 27 51 34 72 E8 87 50 57 H7 67 35 71 D10 86 49 58 G10 68 36 53 J10 8 63 31 - - 9 - 54 J8 64 32 - - 10 - 55 H10 65 33 DS706-00028-1v0-E r1.0 MB9B110R Series Pin No. Module Pin name Multifunction Serial 2 SIN2_0 SIN2_1 SIN2_2 SOT2_0 (SDA2_0) SOT2_1 (SDA2_1) SOT2_2 (SDA2_2) SCK2_0 (SCL2_0) SCK2_1 (SCL2_1) SCK2_2 (SCL2_2) SIN3_0 Multifunction Serial 3 SIN3_1 SIN3_2 SOT3_0 (SDA3_0) SOT3_1 (SDA3_1) SOT3_2 (SDA3_2) SCK3_0 (SCL3_0) SCK3_1 (SCL3_1) SCK3_2 (SCL3_2) Function Multi-function serial interface ch.2 input pin Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation modes 2) and as SCL2 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.3 input pin Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I2C (operation mode 4). DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 59 G9 53 85 69 37 - - 54 - - - 84 - 63 G8 73 41 - - 55 - - - 83 - 64 F10 74 42 - - 110 - 2 C1 2 80 39 K6 44 17 - - 109 - 3 C2 3 81 40 J6 45 18 - - 108 - 4 B3 4 82 41 L7 46 19 37 r1.0 MB9B110R Series Pin No Module Pin name Multifunction Serial 4 SIN4_0 SIN4_1 SIN4_2 SOT4_0 (SDA4_0) SOT4_1 (SDA4_1) SOT4_2 (SDA4_2) SCK4_0 (SCL4_0) SCK4_1 (SCL4_1) SCK4_2 (SCL4_2) RTS4_0 RTS4_1 RTS4_2 CTS4_0 CTS4_1 CTS4_2 SIN5_0 SIN5_1 SIN5_2 SOT5_0 (SDA5_0) SOT5_1 (SDA5_1) SOT5_2 (SDA5_2) SCK5_0 (SCL5_0) SCK5_1 (SCL5_1) SCK5_2 (SCL5_2) Multifunction Serial 5 Function Multi-function serial interface ch.4 input pin Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation modes 2) and as SCL4 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.4 RTS output pin Multi-function serial interface ch.4 CTS input pin Multi-function serial interface ch.5 input pin Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation modes 2) and as SCL5 when it is used in an I2C (operation mode 4). 38 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 87 65 82 D7 F9 C8 102 75 97 65 43 60 88 A6 103 66 66 E11 76 44 83 D9 98 61 89 B6 104 67 67 E10 77 45 84 A7 99 62 90 69 86 91 68 85 96 93 15 C6 E9 C7 A5 F8 B7 C4 D6 F3 105 79 101 106 78 100 116 113 20 68 47 64 69 46 63 74 93 93 95 B4 115 73 - - 112 - 16 G1 21 94 94 C5 114 72 - - 111 - 17 G2 22 95 DS706-00028-1v0-E r1.0 MB9B110R Series Pin No Module Pin name Multifunction Serial 6 SIN6_0 SIN6_1 SOT6_0 (SDA6_0) SOT6_1 (SDA6_1) SCK6_0 (SCL6_0) SCK6_1 (SCL6_1) Multifunction Serial 7 SIN7_0 SIN7_1 SOT7_0 (SDA7_0) SOT7_1 (SDA7_1) SCK7_0 (SCL7_0) SCK7_1 (SCL7_1) Function Multi-function serial interface ch.6 input pin Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.7 input pin Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation modes 2) and as SCL7 when it is used in an I2C (operation mode 4). DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 5 12 D1 E4 5 17 83 90 6 D2 6 84 11 E3 16 89 7 D3 7 85 10 E2 15 88 45 K8 11 50 23 - - 12 - 44 J7 49 22 - - 13 - 43 H6 48 21 39 r1.0 MB9B110R Series Pin No Module Pin name Function Multifunction Timer 0 DTTI0X_0 Input signal controlling wave form generator outputs RTO00 to RTO05 of Multi-function timer 0. DTTI0X_1 FRCK0_0 FRCK0_1 FRCK0_2 IC00_0 IC00_1 IC00_2 IC01_0 IC01_1 IC01_2 IC02_0 IC02_1 IC02_2 IC03_0 IC03_1 IC03_2 RTO00_0 (PPG00_0) RTO00_1 (PPG00_1) RTO01_0 (PPG00_0) RTO01_1 (PPG00_1) RTO02_0 (PPG02_0) RTO02_1 (PPG02_1) RTO03_0 (PPG02_0) RTO03_1 (PPG02_1) RTO04_0 (PPG04_0) RTO04_1 (PPG04_1) RTO05_0 (PPG04_0) RTO05_1 (PPG04_1) 16-bit free-run timer ch.0 external clock input pin 16-bit input capture ch.0 input pin of Multi-function timer 0. ICxx describes channel number. Wave form generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes. Wave form generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes. Wave form generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes. Wave form generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes. Wave form generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes. Wave form generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes. 40 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 18 F4 23 96 69 E9 79 47 13 70 53 17 65 54 16 66 55 15 67 56 14 68 57 F1 D11 J10 G2 F9 J8 G1 E11 H10 F3 E10 H9 F2 F8 H7 18 80 63 22 75 64 21 76 65 20 77 66 19 78 67 91 48 31 95 43 32 94 44 33 93 45 34 92 46 35 19 G3 24 97 - - 86 - 20 H1 25 98 - - 85 - 21 H2 26 99 - - 84 - 22 G4 27 100 - - 83 - 23 H3 28 1 - - 82 - 24 J2 29 2 - - 81 - DS706-00028-1v0-E r1.0 MB9B110R Series Pin No Module Pin name Function Multifunction Timer 1 DTTI1X_0 Input signal controlling wave form generator outputs RTO10 to RTO15 of Multi-function timer 1. 16-bit free-run timer ch.1 external clock input pin DTTI1X_1 FRCK1_0 FRCK1_1 IC10_0 IC10_1 IC11_0 IC11_1 IC12_0 IC12_1 IC13_0 IC13_1 RTO10_0 (PPG10_0) RTO10_1 (PPG10_1) RTO11_0 (PPG10_0) RTO11_1 (PPG10_1) RTO12_0 (PPG12_0) RTO12_1 (PPG12_1) RTO13_0 (PPG12_0) RTO13_1 (PPG12_1) RTO14_0 (PPG14_0) 16-bit input capture ch.1 input pin of Multi-function timer 1. ICxx describes channel number. Wave form generator output pin of Multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes. Wave form generator output pin of Multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes. Wave form generator output pin of Multi-function timer 1. This pin operates as PPG12 when it is used in PPG1 output modes. Wave form generator output pin of Multi-function timer 1. This pin operates as PPG12 when it is used in PPG1 output modes. RTO14_1 (PPG14_1) Wave form generator output pin of Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes. RTO15_0 (PPG14_0) RTO15_1 (PPG14_1) Wave form generator output pin of Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 8 D5 8 86 39 K6 44 17 87 44 88 40 89 41 90 42 91 43 D7 J7 A6 J6 B6 L7 C6 K7 A5 H6 102 49 103 45 104 46 105 47 106 48 65 22 66 18 67 19 68 20 69 21 2 C1 2 80 27 J4 32 5 3 C2 3 81 28 L5 33 6 4 B3 4 82 29 K5 34 7 5 D1 5 83 30 J5 35 8 6 D2 6 84 31 H5 36 9 7 D3 7 85 32 L6 37 10 41 r1.0 MB9B110R Series Pin No Module Pin name Function Multifunction Timer 2 DTTI2X_0 Input signal controlling wave form generator outputs RTO20 to RTO25 of Multi-function timer 2. 16-bit free-run timer ch.2 external clock input pin DTTI2X_1 FRCK2_0 FRCK2_1 IC20_0 IC20_1 IC21_0 IC21_1 IC22_0 IC22_1 IC23_0 IC23_1 RTO20_0 (PPG20_0) RTO20_1 (PPG20_1) RTO21_0 (PPG20_0) RTO21_1 (PPG20_1) RTO22_0 (PPG22_0) RTO22_1 (PPG22_1) RTO23_0 (PPG22_0) RTO23_1 (PPG22_1) RTO24_0 (PPG24_0) 16-bit input capture ch.2 input pin of Multi-function timer 2. ICxx describes channel number. Wave form generator output pin of Multi-function timer 2. This pin operates as PPG20 when it is used in PPG2 output modes. Wave form generator output pin of Multi-function timer 2. This pin operates as PPG20 when it is used in PPG2 output modes. Wave form generator output pin of Multi-function timer 2. This pin operates as PPG22 when it is used in PPG2 output modes. Wave form generator output pin of Multi-function timer 2. This pin operates as PPG22 when it is used in PPG2 output modes. RTO24_1 (PPG24_1) Wave form generator output pin of Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes. RTO25_0 (PPG24_0) RTO25_1 (PPG24_1) Wave form generator output pin of Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes. 42 FUJITSU SEMICONDUCTOR CONFIDENTIAL LQFP- BGA- LQFP- QFP100 112 120 100 92 B5 107 70 92 B5 107 70 87 88 89 90 91 - D7 A6 B6 C6 A5 - 102 112 103 108 104 109 105 110 106 111 65 66 67 68 69 - - - 113 - 86 C7 101 64 - - 112 - 87 D7 102 65 - - 111 - 88 A6 103 66 - - 110 - 89 B6 104 67 - - 109 - 90 C6 105 68 - - 108 - 91 A5 106 69 DS706-00028-1v0-E r1.0 MB9B110R Series Pin No Module Pin name Quadrature Position/ Revolution Counter 0 AIN0_0 Function 9 E1 14 87 40 J6 45 18 AIN0_2 2 C1 2 80 BIN0_0 10 E2 15 88 41 L7 46 19 3 C2 3 81 11 E3 16 89 42 K7 47 20 4 B3 4 82 74 C10 89 52 43 H6 48 21 AIN0_1 BIN0_1 QPRC ch.0 AIN input pin QPRC ch.0 BIN input pin BIN0_2 ZIN0_0 ZIN0_1 QPRC ch.0 ZIN input pin ZIN0_2 Quadrature Position/ Revolution Counter 1 AIN1_1 AIN1_2 BIN1_1 BIN1_2 ZIN1_1 ZIN1_2 Quadrature Position/ Revolution Counter 2 AIN2_0 AIN2_1 BIN2_0 BIN2_1 ZIN2_0 ZIN2_1 Real-time clock LQFP- BGA- LQFP- QFP100 112 120 100 RTCCO_0 RTCCO_1 RTCCO_2 QPRC ch.1 AIN input pin QPRC ch.1 BIN input pin QPRC ch.1 ZIN input pin QPRC ch.2 AIN input pin QPRC ch.2 BIN input pin QPRC ch.2 ZIN input pin 0.5 seconds pulse output pin of Real-time clock SUBOUT_0 SUBOUT_1 Sub clock output pin SUBOUT_2 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 73 C11 88 51 44 J7 49 22 72 E8 87 50 45 K8 50 23 - - 10 - 83 D9 98 61 - - 11 - 84 A7 99 62 - - 12 - 85 B7 100 63 92 B5 107 70 55 H10 65 33 19 G3 24 97 92 B5 107 70 55 H10 65 33 19 G3 24 97 43 r1.0 MB9B110R Series Pin No Module RESET Pin name INITX Mode MD0 MD1 POWER GND CLOCK ADC POWER ADC GND C pin VCC VCC VCC VCC VCC VCC VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS X0 X0A X1 X1A CROUT_0 CROUT_1 AVCC AVRH AVSS C Function External Reset Input pin. A reset is valid when INITX="L". Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input. Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input. Power supply Pin Power supply Pin Power supply Pin Power supply Pin Power supply Pin Power supply Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin Main clock (oscillation) input pin Sub clock (oscillation) input pin Main clock (oscillation) I/O pin Sub clock (oscillation) I/O pin LQFP- BGA- LQFP- QFP100 112 120 100 38 K4 43 16 47 L8 57 25 46 K9 56 24 1 26 35 51 76 97 25 34 50 75 100 48 36 49 37 74 92 60 B1 J1 K1 K11 A10 A4 B2 L1 K2 J3 H4 L4 L11 K10 J9 H8 B10 C9 A11 D8 D4 C3 A1 L9 L3 L10 K3 C10 B5 H11 1 31 40 61 91 117 30 39 60 90 120 58 41 59 42 89 107 70 79 4 13 29 54 75 78 26 14 27 15 52 70 38 61 F11 71 39 A/D converter GND pin 62 G11 72 40 Power stabilization capacity pin 33 L2 38 11 High-speed CR-osc clock output port A/D converter analog power pin A/D converter analog reference voltage input pin 44 FUJITSU SEMICONDUCTOR CONFIDENTIAL 3 12 28 53 DS706-00028-1v0-E r1.0 MB9B110R Series I/O CIRCUIT TYPE Type Circuit Remarks It is possible to select the main oscillation / GPIO function A P-ch P-ch Digital output X1 N-ch Digital output R Pull-up resistor control Digital input Standby mode Control When the main oscillation is selected. Oscillation feedback resistor : Approximately 1M With Standby mode control When the GPIO is selected. CMOS level output. CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50k IOH = -4mA, IOL = 4mA Clock input Standby mode Control Digital input Standby mode Control R P-ch P-ch Digital output N-ch Digital output X0 Pull-up resistor control B CMOS level hysteresis input Pull-up resistor : Approximately 50k Pull-up resistor Digital input DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 45 r1.0 MB9B110R Series Type Circuit Remarks C Digital input Open drain output CMOS level hysteresis input Digital output N-ch D It is possible to select the sub oscillation / GPIO function P-ch P-ch Digital output X1A N-ch Digital output R Pull-up resistor control Digital input Standby mode Control Clock input When the sub oscillation is selected. Oscillation feedback resistor : Approximately 5M With Standby mode control When the GPIO is selected. CMOS level output. CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50k IOH = -4mA, IOL= 4mA Standby mode Control Digital input Standby mode Control R P-ch P-ch Digital output N-ch Digital output X0A Pull-up resistor control 46 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Type Circuit Remarks E P-ch P-ch N-ch Digital output CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50k IOH = -4mA, IOL = 4mA Digital output R Pull-up resistor control Digital input Standby mode Control F P-ch P-ch Digital output X1A N-ch R Digital output CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50k IOH = -4mA, IOL = 4mA Pull-up resistor control Digital input Standby mode Control Analog input Input control DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 47 r1.0 MB9B110R Series Type Circuit Remarks G P-ch P-ch N-ch Digital output CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50k IOH= -12mA, IOL= 12mA Digital output R Pull-up resistor control Digital input Standby mode Control H CMOS level output CMOS level hysteresis input With standby mode control P-ch N-ch Digital output Digital output R Digital input Standby mode 48 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Type Circuit Remarks I P-ch P-ch N-ch Digital output CMOS level output CMOS level hysteresis input With pull-up resistor control 5V tolerant With standby mode control IOH = -4mA, IOL = 4mA Available to control of PZR registers. Digital output R Pull-up resistor control Digital input Standby mode Control J CMOS level hysteresis input Mode input DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 49 r1.0 MB9B110R Series HANDLING PRECAUTIONS Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices. 1. Precautions for Product Design This section describes precautions when designing electronic equipment using semiconductor devices. Absolute Maximum Ratings Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings. Recommended Operating Conditions Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges. Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand. Processing and Protection of Pins These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions. (1) Preventing Over-Voltage and Over-Current Conditions Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage. (2) Protection of Output Pins Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection. (3) Handling of Unused Input Pins Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin. Latch-up Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up. CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following: (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc. (2) Be sure that abnormal current flows do not occur during the power-on sequence. Code: DS00-00004-1Ea 50 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Observance of Safety Regulations and Standards Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products. Fail-Safe Design Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. Precautions Related to Usage of Devices FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. 2. Precautions for Package Mounting Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative. Lead Insertion Type Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket. Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions. If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting. Surface Mount Type Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges. You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 51 r1.0 MB9B110R Series Lead-Free Packaging CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use. Storage of Semiconductor Devices Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following: (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight. (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5C and 30C. When you open Dry Package that recommends humidity 40% to 70% relative humidity. (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage. (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust. Baking Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking. Condition: 125C/24 h Static Electricity Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions: (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity. (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment. (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended. (4) Ground all fixtures and instruments, or protect with anti-static measures. (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies. 52 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 3. Precautions for Use Environment Reliability of semiconductor devices depends on ambient temperature and other conditions as described above. For reliable performance, do the following: (1) Humidity Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing. (2) Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges. (3) Corrosive Gases, Dust, or Oil Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices. (4) Radiation, Including Cosmic Radiation Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate. (5) Smoke, Flame CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives. Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 53 r1.0 MB9B110R Series HANDLING DEVICES z Power supply pins In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with each POWER pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 F be connected as a bypass capacitor between VCC and VSS near this device. z Crystal oscillator circuit Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible. It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation. z Using an external clock When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open. y Example of Using an External Clock Device X0(X0A) Open X1(X1A) z Handling when using Multi function serial pin as I2C pin If it is using multi function serial pin as I2C pins, P-ch transistor of digital output is always disable. However, I2C pins need to keep the electrical characteristic like other pins and not to connect to external I2C bus system with power OFF. 54 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series z C Pin As this series includes an internal regulator, always connect a bypass capacitor of approximately 4.7 F to the C pin for use by the regulator. C Device 4.7F VSS GND z Mode pins (MD0) Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise. z Notes on power-on Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS. Turning on : VCC AVCC AVRH Turning off : AVRH AVCC VCC z Serial Communication There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data. z Differences in features among the products with different memory sizes and between Flash products and MASK products The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different. If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics. z Pull-Up function of 5V tolerant I/O Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 55 r1.0 MB9B110R Series BLOCK DIAGRAM TRSTX,TCK, TDI,TMS TDO TRACED[3:0], TRACECLK SWJ-DP ETM TPIU ROM Table SRAM0 8/16/24/32Kbyte MPU NVIC Multi-layer AHB (Max 144MHz) Cortex-M3 Core I 144MHz(Max) D Sys AHB-APB Bridge: APB0(Max 72MHz) Dual-Timer Watchdog Timer (Software) INITX Clock Reset Generator Watchdog Timer (Hardware) SRAM1 8/16/24/32Kbyte MainFlash 128Kbyte/ 256Kbyte/ 384Kbyte/ 512Kbyte MainFlash I/F Trace Buffer (16Kbyte) Security WorkFlash 32Kbyte WorkFlash I/F DMAC 8ch. CSV RST CLK X0 X1 X0A X1A AVCC, AVSS, AVRH AN[15:00] Main Osc Sub Osc PLL CR 4MHz AHB-AHB Bridge CR 100kHz A/D Converter x 3 MAD[24:00] 12-bit A/D Converter MADATA[15:00] External Bus I/F MRDY 12-bit A/D Converter TIOB[7:0] AIN[2:0] BIN[2:0] Base Timer 16-bit 8ch./ 32-bit 4ch. QPRC 3ch. ZIN[2:0] A/D Activation Compare 3ch. IC0[3:0] IC1[3:0] IC2[3:0] 16-bit Input Capture 4ch. FRCK[2:0] 16-bit Free-run Timer 3ch. Power On Reset AHB-APB Bridge : APB2 (Max 72MHz) TIOA[7:0] 12-bit A/D Converter AHB-APB Bridge : APB1 (Max 72MHz) ADTG[8:0] 16-bit Output Compare 6ch. DTTI[2:0]X RTO0[5:0] RTO1[5:0] RTO2[5:0] LVD LVD Ctrl Regulator IRQ-Monitor C CRC Accelerator RTCCO SUBOUT Real-Time Clock Watch Counter External Interrupt Controller 16-pin + NMI INT[15:00] NMIX MODE-Ctrl GPIO MD[1:0] PIN-Function-Ctrl Waveform Generator 3ch. 16-bit PPG 3ch. MCSX[7:0], MALE, MOEX,MWEX, MNALE, MNCLE, MNWEX, MNREX, MDQM[1:0] P0[F:0], P1[F:0], Px[x:0] Multi-function Serial I/F 8ch. (with FIFO ch.4-ch.7) HW flow control(ch.4) Multi-function Timer x 3 SCK[7:0] SIN[7:0] SOT[7:0] CTS4 RTS4 MEMORY SIZE See "PRODUCT LINEUP" of " y Memory size" to confirm the memory size. 56 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 5 MEMORY MAP z Memory Map (1) Peripherals Area 0x41FF_FFFF Reserved 0xFFFF_FFFF 0x4006_1000 Reserved 0x4006_0000 DMAC 0xE010_0000 0xE000_0000 Reserved Cortex-M3 Private Peripherals 0x4004_0000 External Device Area 0x4003_F000 EXT-bus I/F 0x4003_C000 Reserved 0x4003_B000 RTC 0x4003_A000 Watch Counter 0x4003_9000 CRC 0x4003_8000 MFS 0x6000_0000 Reserved 0x4003_6000 Reserved 0x4400_0000 0x4200_0000 0x4000_0000 0x4003_5000 LVD Ctrl 0x4003_4000 Reserved 32Mbyte Bit band alias 0x4003_3000 GPIO 0x4003_2000 Reserved Peripherals 0x4003_1000 Int-Req. Read 0x4003_0000 0x4002_F000 Reserved 0x4002_E000 0x2400_0000 0x2200_0000 32Mbyte Bit band alias 0x4002_8000 EXTI Reserved CR Trim Reserved 0x4002_7000 A/DC 0x200E_1000 Reserved 0x4002_6000 QPRC 0x200E_0000 WorkFlash I/F 0x4002_5000 Base Timer 0x200C_0000 WorkFlash 0x4002_4000 PPG 0x2008_0000 Reserved 0x4002_3000 0x2000_0000 SRAM1 0x4002_2000 Reserved MFT unit2 See the next page "yMemory Map (2), (3)" 0x1FFF_0000 SRAM0 0x4002_1000 MFT unit1 0x4002_0000 MFT unit0 for the memory size details. 0x0010_2000 0x0010_0000 Reserved 0x4001_6000 Security/CR Trim 0x4001_5000 0x4001_3000 MainFlash 0x0000_0000 Reserved SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset 0x4000_0000 FUJITSU SEMICONDUCTOR CONFIDENTIAL Dual Timer 0x4001_2000 0x4000_1000 DS706-00028-1v0-E Reserved Reserved MainFlash I/F 57 r1.0 MB9B110R Series z Memory Map (2) MB9BF115N/R MB9BF116N/R 0x200E_0000 0x200E_0000 Reserved Reserved 0x200C_8000 0x200C_8000 0x200C_0000 WorkFlash 32Kbyte 0x200C_0000 WorkFlash 32Kbyte Reserved 0x2000_8000 Reserved 0x2000_6000 SRAM1 32Kbyte 0x2000_0000 SRAM1 24Kbyte 0x2000_0000 SRAM0 32Kbyte SRAM0 24Kbyte 0x1FFF_A000 0x1FFF_8000 Reserved Reserved 0x0010_2000 0x0010_2000 0x0010_1000 CR trimming 0x0010_1000 CR trimming 0x0010_0000 Security 0x0010_0000 Security Reserved 0x0008_0000 Reserved 0x0006_0000 MainFlash 512Kbyte MainFlash 384Kbyte 0x0000_0000 58 FUJITSU SEMICONDUCTOR CONFIDENTIAL 0x0000_0000 DS706-00028-1v0-E r1.0 MB9B110R Series 5 z Memory Map (3) MB9BF114N/R 0x200E_0000 MB9BF112N/R 0x200E_0000 Reserved Reserved 0x200C_8000 0x200C_8000 0x200C_0000 WorkFlash 32Kbyte 0x200C_0000 Reserved WorkFlash 32Kbyte Reserved 0x2000_4000 0x2000_0000 SRAM1 16Kbyte SRAM0 16Kbyte 0x2000_2000 0x2000_0000 SRAM1 8Kbyte 0x1FFF_E000 SRAM0 8Kbyte 0x1FFF_C000 Reserved Reserved 0x0010_2000 0x0010_1000 0x0010_0000 0x0010_2000 CR trimming Security 0x0010_1000 0x0010_0000 CR trimming Security Reserved Reserved 0x0004_0000 MainFlash 256Kbyte 0x0000_0000 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 0x0002_0000 MainFlash 128Kbyte 0x0000_0000 59 r1.0 MB9B110R Series z Peripheral Address Map Start address End address Bus 0x4000_0000 0x4000_0FFF 0x4000_1000 0x4000_FFFF 0x4001_0000 0x4001_0FFF Clock/Reset Control 0x4001_1000 0x4001_1FFF Hardware Watchdog timer 0x4001_2000 0x4001_2FFF 0x4001_3000 0x4001_4FFF 0x4001_5000 0x4001_5FFF 0x4001_6000 0x4001_FFFF Reserved 0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_1000 0x4002_1FFF Multi-function timer unit1 0x4002_2000 0x4002_3FFF Multi-function timer unit2 0x4002_4000 0x4002_4FFF PPG 0x4002_5000 0x4002_5FFF AHB APB0 Peripherals MainFlash I/F register Reserved Software Watchdog timer Reserved Dual-Timer APB1 Base Timer 0x4002_6000 0x4002_6FFF 0x4002_7000 0x4002_7FFF A/D Converter 0x4002_8000 0x4002_DFFF Reserved 0x4002_E000 0x4002_EFFF Internal CR trimming 0x4002_F000 0x4002_FFFF Reserved 0x4003_0000 0x4003_0FFF External Interrupt Controller 0x4003_1000 0x4003_1FFF Interrupt Request Batch-Read Function 0x4003_2000 0x4003_2FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_4000 0x4003_4FFF Reserved 0x4003_5000 0x4003_5FFF Low-Voltage Detector 0x4003_6000 0x4003_6FFF 0x4003_7000 0x4003_7FFF 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_9FFF CRC 0x4003_A000 0x4003_AFFF Watch Counter 0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_EFFF Reserved 0x4003_F000 0x4003_FFFF External Memory interface 0x4004_0000 0x4005_FFFF Reserved 0x4006_0000 0x4006_0FFF 0x4006_1000 0x41FF_FFFF 0x200E_0000 0x200E_FFFF APB2 AHB 60 FUJITSU SEMICONDUCTOR CONFIDENTIAL Quadrature Position/Revolution Counter Reserved CAN prescaler DMAC register Reserved WorkFlash I/F register DS706-00028-1v0-E r1.0 MB9B110R Series PIN STATUS IN EACH CPU STATE The terms used for pin status have the following meanings. INITX=0 This is the period when the INITX pin is the "L" level. INITX=1 This is the period when the INITX pin is the "H" level. SPL=0 This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0". SPL=1 This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1". Input enabled Indicates that the input function can be used. Internal input fixed at "0" This is the status that the input function cannot be used. Internal input is fixed at "L". Hi-Z Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state. Setting disabled Indicates that the setting is disabled. Maintain previous state Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained. Analog input is enabled Indicates that the analog input is enabled. Trace output Indicates that the trace function can be used. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 61 r1.0 MB9B110R Series z List of Pin Status Pin status type A B Power-on reset Device Run mode or INITX input Timer mode or sleep mode or low-voltage internal reset sleep mode state state detection state state state Function group Power supply Power supply Power supply stable Power supply stable unstable stable INITX=0 INITX=1 INITX=1 INITX=1 SPL=0 SPL=1 Hi-Z/ Maintain GPIO selected Setting Setting Setting Maintain Internal previous disabled disabled disabled previous input fixed state state at "0" Input Input Input Input Input Input Main crystal enabled enabled enabled enabled enabled enabled oscillator input pin Hi-Z/ Maintain GPIO selected Setting Setting Setting Maintain Internal previous disabled disabled disabled previous input fixed state state at "0" Main crystal oscillator output pin Hi-Z/ Internal input fixed at "0"/ or Input enable Hi-Z/ Internal input fixed at "0" Hi-Z/ Internal input fixed at "0" Maintain previous state INITX input pin Pull-up/ Input enabled Input enabled Pull-up/ Input enabled Input enabled Pull-up/ Input enabled Setting disabled Pull-up/ Input enabled Input enabled Maintain previous state Maintain previous state/ Hi-Z at oscillation stop*1/ Internal input fixed at "0" Pull-up/ Input enabled Input enabled Maintain previous state Maintain previous state Maintain previous state JTAG selected Hi-Z GPIO selected Setting disabled Pull-up/ Input enabled Input enabled Pull-up/ Input enabled Setting disabled Trace selected External interrupt enabled selected Setting disabled Setting disabled Setting disabled GPIO selected, or other than above resource selected Hi-Z Hi-Z/ Input enabled Hi-Z/ Input enabled C D E F Mode input pin 62 FUJITSU SEMICONDUCTOR CONFIDENTIAL Maintain previous state/ Hi-Z at oscillation stop*1/ Internal input fixed at "0" Pull-up/ Input enabled Input enabled Maintain previous state Hi-Z/ Internal input fixed at "0" Trace output Maintain previous state Hi-Z/ Internal input fixed at "0" DS706-00028-1v0-E r1.0 MB9B110R Series Power-on reset Device Run mode or INITX input Timer mode or sleep mode or low-voltage internal reset sleep mode state state detection state state state Pin status Function group Power supply Power supply Power supply stable Power supply stable type unstable stable INITX=0 INITX=1 INITX=1 INITX=1 SPL=0 SPL=1 Maintain Maintain Trace selected Setting Setting Setting Trace output previous previous disabled disabled disabled state state Hi-Z/ Hi-Z/ Hi-Z Hi-Z/ GPIO selected, G Internal Input Input or other than input fixed enabled enabled above resource at "0" selected Maintain Maintain External interrupt Setting Setting Setting Maintain previous previous enabled selected disabled disabled disabled previous state state state H Hi-Z/ Hi-Z/ Hi-Z Hi-Z/ GPIO selected, Internal Input Input or other than input fixed enabled enabled above resource at "0" selected Hi-Z/ Maintain Maintain Hi-Z/ GPIO selected, Hi-Z Hi-Z/ Internal previous previous Input resource selected Input I input fixed state state enabled enabled at "0" Maintain Maintain NMIX selected Setting Setting Setting Maintain previous previous disabled disabled disabled previous state state state J Hi-Z/ Hi-Z/ Hi-Z Hi-Z/ GPIO selected, Internal Input Input or other than input fixed enabled enabled above resource at "0" selected DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 63 r1.0 MB9B110R Series Power-on reset Device Run mode or INITX input Timer mode or sleep mode or low-voltage internal reset sleep mode state state detection state state state Pin status Function group Power supply Power supply Power supply stable Power supply stable type unstable stable INITX=0 INITX=1 INITX=1 INITX=1 SPL=0 SPL=1 Hi-Z/ Hi-Z/ Hi-Z/ Hi-Z/ Analog input Hi-Z Hi-Z/ Internal Internal Internal Internal selected Internal input fixed input fixed input fixed input fixed input fixed at "0"/ at "0"/ at "0"/ at "0"/ at "0"/ Analog Analog Analog Analog Analog input input input input input K enabled enabled enabled enabled enabled Hi-Z/ Maintain Setting Setting Setting Maintain GPIO selected, Internal previous disabled disabled disabled previous or other than input fixed state state above resource at "0" selected Maintain Maintain External interrupt Setting Setting Setting Maintain previous previous enabled selected disabled disabled disabled previous state state state Hi-Z/ Hi-Z/ Hi-Z/ Hi-Z/ Analog input Hi-Z Hi-Z/ Internal Internal Internal Internal selected Internal input fixed input fixed input fixed input fixed input fixed at "0"/ at "0"/ at "0"/ at "0"/ at "0"/ L Analog Analog Analog Analog Analog input input input input input enabled enabled enabled enabled enabled Hi-Z/ Maintain Setting Setting Setting Maintain GPIO selected, Internal previous disabled disabled disabled previous or other than input fixed state state above resource at "0" selected Hi-Z/ Maintain GPIO selected Setting Setting Setting Maintain Internal previous disabled disabled disabled previous input fixed state state at "0" M Sub crystal oscillator input pin Input enabled Input enabled 64 FUJITSU SEMICONDUCTOR CONFIDENTIAL Input enabled Input enabled Input enabled Input enabled DS706-00028-1v0-E r1.0 MB9B110R Series Pin status type N O Power-on reset Device Run mode INITX input Timer mode or sleep mode or low-voltage internal reset or sleep mode state state detection state state state Function group Power supply Power supply Power supply stable Power supply stable unstable stable INITX=0 INITX=1 INITX=1 INITX=1 SPL=0 SPL=1 Maintain Hi-Z/ GPIO selected Setting Setting Setting Maintain previous state Internal disabled disabled disabled previous input fixed state at "0" Maintain Maintain Hi-Z/ Hi-Z/ Hi-Z/ Sub crystal Maintain previous Internal Internal Internal input oscillator output previous previous state/ state input fixed input fixed fixed at "0"/ pin state/ Hi-Z Hi-Z at at "0" at "0" or Input at oscillation stop*2/ enable oscillation stop*2/ Internal input fixed at "0" Internal input fixed at "0" Maintain Hi-Z/ Maintain Hi-Z/ GPIO selected Hi-Z Hi-Z/ previous state Internal previous Input Input input fixed state enabled enabled at "0" Mode input pin Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z/ Input enabled P *1 : Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, and STOP mode. *2 : Oscillation is stopped at STOP mode. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 65 r1.0 MB9B110R Series ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Power supply voltage*1, *2 Analog power supply voltage*1, *3 Analog reference voltage*1, *3 Input voltage*1 Symbol Vcc AVcc AVRH VI Rating Min Max Vss - 0.5 Vss - 0.5 Vss - 0.5 Vss + 6.5 Vss + 6.5 Vss + 6.5 Vcc + 0.5 ( 6.5V) Vss + 6.5 AVcc + 0.5 ( 6.5V) Vcc + 0.5 ( 6.5V) 10 20 4 12 100 50 - 10 - 20 -4 - 12 - 100 - 50 1000 + 150 Vss - 0.5 Vss - 0.5 Analog pin input voltage*1 VIA Vss - 0.5 Output voltage*1 VO Vss - 0.5 "L" level maximum output current*4 IOL - IOLAV - IOL IOLAV - IOH - IOHAV - "L" level average output current*6 "L" level total maximum output current "L" level total average output current*6 "H" level maximum output current*4 "H" level average output current*5 Unit Remarks V V V V V 5V tolerant V V mA mA mA mA mA mA mA mA mA mA mA mA mW C 4mA type 12mA type 4mA type 12mA type 4mA type 12mA type 4mA type 12mA type "H" level total maximum output current IOH "H" level total average output current*6 IOHAV Power consumption PD Storage temperature TSTG - 55 *1 : These parameters are based on the condition that VSS = AVSS = 0.0V. *2 : Vcc must not drop below VSS - 0.5V. *3 : Ensure that the voltage does not to exceed Vcc + 0.5 V, for example, when the power is turned on. *4 : The maximum output current is the peak value for a single pin. *5 : The average output is the average current for a single pin over a period of 100 ms. *6 : The total average output current is the average current for all pins over a period of 100 ms. Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. 66 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 2. Recommended Operating Conditions (Vss = AVss = 0.0V) Parameter Power supply voltage Analog power supply voltage Analog reference voltage Operating temperature Value Min Max Symbol Conditions Vcc AVcc AVRH When mounted on four-layer PCB 2.7 2.7 AVss - FPT-100P-M20/M23 FPT-120P-M21/M37 Ta FTP-100P-M36 BGA-112P-M04 Ta Unit Remarks 5.5 5.5 AVcc V V V AVcc = Vcc - 40 + 85 C - 40 + 85 C The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 67 r1.0 MB9B110R Series 3. DC Characteristics (1) Current Rating (Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin name Conditions Min Value Typ Max Unit 85 117 mA - 52 70 mA Normal operation (high-speed internal CR) - 5 17 mA Normal operation (sub oscillation) - 1.3 14 mA Normal operation (low-speed internal CR) - 1.3 14 mA - 28 43 mA - 3 16 mA Peripheral : 4MHz*2 *1 - 1 14 mA Peripheral : 32kHz *1 - 1 14 mA Peripheral : 100kHz *1 Icc VCC Iccs CPU : 144MHz, Peripheral : 72MHz, Main Flash 2Wait TraceBuffer : ON FRWTR.RWT = 10 FSYNDN.SD = 000 FBFCR.BE = 1 *1 CPU : 72MHz, Peripheral : 72MHz, Main Flash 0Wait TraceBuffer : OFF FRWTR.RWT = 00 FSYNDN.SD = 000 FBFCR.BE = 0 *1 CPU/ Peripheral : 4MHz*2 Main Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1 CPU/ Peripheral : 32kHz Main Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1 CPU/ Peripheral : 100kHz Main Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1 Peripheral : 72MHz *1 - Normal operation (PLL) Power supply current Remarks SLEEP operation (PLL) SLEEP operation (high-speed internal CR) SLEEP operation (sub oscillation) SLEEP operation (low-speed internal CR) 68 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Parameter Symbol Pin name ICCH Conditions Value Typ Max Unit - 0.8 3 mA - - 12 mA - 0.9 3 mA - - 12 mA - 4 7 mA STOP mode Power supply current ICCT Min VCC TIMER mode (sub oscillation) Low-voltage detection circuit (LVD) ICCLVD At operation power supply current *1: When all ports are fixed. *2: When setting it to 4MHz by trimming. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Remarks Ta = + 25C, When LVD is off *1 Ta = + 85C, When LVD is off *1 Ta = + 25C, When LVD is off *1 Ta = + 85C, When LVD is off *1 For occurrence of interrupt 69 r1.0 MB9B110R Series (2) Pin Characteristics (Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin name "H" level input voltage (hysteresis input) VIHS "L" level input voltage (hysteresis input) VILS CMOS hysteresis input pin, MD0, MD1 5V tolerant input pin CMOS hysteresis input pin, MD0, MD1 5V tolerant input pin 4mA type "H" level output voltage VOH 12mA type Min Value Typ Max - Vcc x 0.8 - Vcc + 0.3 V - Vcc x 0.8 - Vss + 5.5 V - Vss - 0.3 - Vcc x 0.2 V - Vss - 0.3 - Vcc x 0.2 V Vcc - 0.5 - Vcc V Vcc - 0.5 - Vcc V Conditions Vcc 4.5 V IOH = - 4mA Vcc < 4.5 V IOH = - 2mA Vcc 4.5 V IOH = - 12mA Vcc < 4.5 V IOH = - 8mA 70 FUJITSU SEMICONDUCTOR CONFIDENTIAL Unit Remarks DS706-00028-1v0-E r1.0 MB9B110R Series Parameter Symbol Pin name 4mA type "L" level output voltage VOL 12mA type Input leak current Pull-up resistance value Input capacitance IIL - RPU Pull-up pin CIN Other than VCC, VSS, AVCC, AVSS, AVRH Min Value Typ Max Vss - 0.4 V Vss - 0.4 V - -5 - +5 A Vcc 4.5 V 25 50 100 Vcc < 4.5 V 30 80 200 - - 5 15 Conditions Vcc 4.5 V IOL = 4mA Vcc < 4.5 V IOL = 2mA Vcc 4.5 V IOL = 12mA Vcc < 4.5 V IOL = 8mA DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Unit Remarks k pF 71 r1.0 MB9B110R Series 4. AC Characteristics (1) Main Clock Input Characteristics (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin Conditions name Value Min Max Unit Remarks When crystal oscillator is connected Input frequency FCH When using external MHz clock X0 When using external Input clock cycle tCYLH ns X1 clock When using external Input clock pulse 45 55 % clock width When using external Input clock rise tCF, 5 ns clock time and fall time tCR Base clock FCC 144 MHz (HCLK/FCLK) Internal operating FCP0 72 MHz APB0 bus clock*2 clock*1 frequency FCP1 72 MHz APB1 bus clock*2 72 MHz APB2 bus clock*2 FCP2 Base clock tCYCC 6.94 ns (HCLK/FCLK) Internal operating t 13.8 ns APB0 bus clock*2 CYCP0 clock*1 cycle time tCYCP1 13.8 ns APB1 bus clock*2 tCYCP2 13.8 ns APB2 bus clock*2 *1: For more information about each internal operating clock, see "Chapter:Clock" in "FM3 MB9Axxx/MB9Bxxx Series PERIPHERAL MANUAL". *2: For about each APB bus which each peripheral is connected to, see " BLOCK DIAGRAM" in this data sheet. Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V PWH/tCYLH PWL/tCYLH 4 4 4 4 20.83 50 48 20 48 20 250 250 MHz tCYLH 0.8 x Vcc X0 0.8 x Vcc 0.8 x Vcc 0.2 x Vcc 0.2 x Vcc PWL PWH tCF 72 FUJITSU SEMICONDUCTOR CONFIDENTIAL tCR DS706-00028-1v0-E r1.0 MB9B110R Series (2) Sub Clock Input Characteristics (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Input frequency Symbol Min Value Typ Max - - 32.768 - kHz - 32 - 100 kHz Pin Conditions name Unit 1/ tCYLL X0A X1A Input clock cycle tCYLL - 10 - 31.25 s Input clock pulse width - PWH/tCYLL PWL/tCYLL 45 - 55 % Remarks When crystal oscillator is connected When using external clock When using external clock When using external clock tCYLL 0.8 x Vcc 0.8 x Vcc X0A 0.8 x Vcc 0.2 x Vcc 0.2 x Vcc PWL PWH (3) Internal CR Oscillation Characteristics High-speed Internal CR (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Conditions Ta = + 25C Min Value Typ Max 3.96 4 4.04 Unit Remarks Ta = When trimming* 3.84 4 4.16 0C to + 70C MHz Clock frequency FCRH Ta = 3.8 4 4.2 - 40C to + 85C Ta = 3 4 5 When not trimming - 40C to + 85C *: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming. Low-speed Internal CR (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Conditions FCRL - Clock frequency DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Min Value Typ Max 50 100 150 Unit Remarks kHz 73 r1.0 MB9B110R Series (4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL) (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Value Unit Min Typ Max Remarks PLL oscillation stabilization wait time* tLOCK 100 s (LOCK UP time) PLL input clock frequency FPLLI 4 16 MHz PLL multiple rate 13 75 multiple PLL macro oscillation clock frequency FPLLO 200 300 MHz *: Time from when the PLL starts operating until the oscillation stabilizes. (4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR) (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Value Unit Min Typ Max Remarks PLL oscillation stabilization wait time* tLOCK 100 s (LOCK UP time) PLL input clock frequency FPLLI 3.8 4 4.2 MHz PLL multiple rate 50 71 multiple PLL macro oscillation clock frequency FPLLO 190 300 MHz *: Time from when the PLL starts operating until the oscillation stabilizes. Note:It needs to input to PLL by internal CR trimming frequency. (5) Reset Input Characteristics (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Reset input time Symbol tINITX Value Pin Conditions name Min Max INITX 500 - - Unit Remarks ns (6) Power-on Reset Timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Power supply rising time Tr Power supply shut down time Toff Pin name VCC Tr Value Unit Min Max 0 - ms 1 - ms Remarks Toff 2.7V Vcc 0.2V 0.2V 74 FUJITSU SEMICONDUCTOR CONFIDENTIAL 0.2V DS706-00028-1v0-E r1.0 MB9B110R Series (7) External Bus Timing External bus clock output characteristics (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Output frequency Symbol Pin name Conditions tCYCLE MCLKOUT*1 Vcc 4.5 V Vcc < 4.5 V Value Min Max Unit 50*2 32*3 MHz MHz - *1: External bus clock (MCLKOUT) is divided clock of HCLK. For more information about setting of clock divider, see "Chapter:External Bus Interface" in "FM3 MB9Axxx/MB9Bxxx Series PERIPHERAL MANUAL". *2: When AHB bus clock frequency is more than 100MHz, the divider setting for MCLKOUT must be more than 4. *3: When AHB bus clock frequency is more than 64MHz, the divider setting for MCLKOUT must be more than 4. 0.8 x Vcc 0.8 x Vcc MCLK tCYCLE External bus signal input/output characteristics (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Signal input characteristics Signal output characteristics Symbol Conditions VIH VIL VOH - VOL Input signal VIH VIL VIH VIL Output signal VOH VOL VOH VOL DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Value Unit 0.8 x VCC V 0.2 x VCC V 0.8 x VCC V 0.2 x VCC V Remarks 75 r1.0 MB9B110R Series Separate Bus Access Asynchronous SRAM Mode (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin name Conditions Value Min MOEX Vcc 4.5V tOEW MOEX MCLKxn-3 Min pulse width Vcc < 4.5V MCSX Address MCSX[7:0] Vcc 4.5V -9 tCSL - AV output delay time MAD[24:0] Vcc < 4.5V -12 MOEX MOEX Vcc 4.5V tOEH - AX 0 MAD[24:0] Address hold time Vcc < 4.5V MCSX Vcc 4.5V MCLKxm-9 tCSL - OEL MOEX delay time MOEX Vcc < 4.5V MCLKxm-12 MCSX[7:0] MOEX Vcc 4.5V tOEH - CSH 0 MCSX time Vcc < 4.5V MCSX MCSX Vcc 4.5V MCLKxm-9 tCSL - RDQML MDQM[1:0] MDQM delay time Vcc < 4.5V MCLKxm-12 MOEX Data set up Vcc 4.5V 20 tDS - OE MADATA[15:0] MOEX time Vcc < 4.5V 38 MOEX MOEX Vcc 4.5V tDH - OE 0 MADATA[15:0] Data hold time Vcc < 4.5V MWEX Vcc 4.5V tWEW MWEX MCLKxn-3 Min pulse width Vcc < 4.5V MWEX MWEX Address Vcc 4.5V tWEH - AX 0 MAD[24:0] output delay time Vcc < 4.5V MCSX Vcc 4.5V MCLKxn-9 tCSL - WEL MWEX delay time MWEX Vcc < 4.5V MCLKxn-12 MCSX[7:0] MWEX Vcc 4.5V tWEH - CSH 0 MCSX delay time Vcc < 4.5V MCSX MCSX Vcc 4.5V MCLKxn-9 tCSL-WDQML MDQM[1:0] MDQM delay time Vcc < 4.5V MCLKxn-12 MWEX Vcc 4.5V -9 tWEL - DV Data output time MWEX Vcc < 4.5V -12 MADATA[15:0] MWEX Vcc 4.5V tWEH - DX 0 Data hold time Vcc < 4.5V Note: When the external load capacitance = 30pF. (m = 0 to 15, n = 1 to 16) 76 FUJITSU SEMICONDUCTOR CONFIDENTIAL Max +9 +12 MCLKxm+9 MCLKxm+12 MCLKxm+9 MCLKxm+12 MCLKxm+9 MCLKxm+12 MCLKxm+9 MCLKxm+12 - Unit ns ns ns ns ns ns ns - ns - ns MCLKxm+9 MCLKxm+12 MCLKxn+9 MCLKxn+12 MCLKxm+9 MCLKxm+12 MCLKxn+9 MCLKxn+12 +9 +12 MCLKxm+9 MCLKxm+12 ns ns ns ns ns ns DS706-00028-1v0-E r1.0 MB9B110R Series tCYCLE MCLK tWEH - CSH tOEH - CSH MCSX[7:0] MAD[24:0] tCSL - AV tOEH - AX tCSL - AV Address tWEH - AX Address tCSL - OEL MOEX tOEW tCSL -WDQML tCSL - RDQML MDQM[1:0] tCSL -WEL tWEW MWEX MADATA[15:0] tDS - OE tDH - OE RD DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL tWEL -DV tWEH -DX WD 77 r1.0 MB9B110R Series Separate Bus Access Synchronous SRAM Mode (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Address delay time Symbol Pin name Conditions tAV MCLK MAD[24:0] Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V tCSL MCSX delay time tCSH MCLK MCSX[7:0] tREL MCLK MOEX MOEX delay time tREH Data set up MCLK time MCLK Data hold time tDS tDH MCLK MADATA[15:0] MCLK MADATA[15:0] tWEL MCLK MWEX MWEX delay time tWEH MDQM[1:0] delay time tDQML tDQMH MCLK MDQM[1:0] MCLK MCLK tOD MADATA[15:0] Data output time Note: When the external load capacitance = 30pF. Value Min Max 9 12 9 12 9 12 9 12 9 12 1 1 1 1 1 Unit ns ns ns ns ns 19 37 - ns 0 - ns 9 12 9 12 9 12 9 12 18 24 1 1 1 1 1 ns ns ns ns ns tCYCLE MCLK tCSH MCSX[7:0] MAD[24:0] MOEX tCSL tAV tAV Address Address tREL tREH tDQMH tDQML MDQM[1:0] MWEX MADATA[15:0] tDS RD 78 FUJITSU SEMICONDUCTOR CONFIDENTIAL tDH tDQML tDQMH tWEL tWEH tOD tOD WD DS706-00028-1v0-E r1.0 MB9B110R Series Multiplexed Bus Access Asynchronous SRAM Mode (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin name Value Conditions Min Multiplexed Vcc 4.5V tALE-CHMADV 0 address delay time MALE Vcc < 4.5V MADATA[15:0] Multiplexed Vcc 4.5V MCLKxn+0 tCHMADH address hold time Vcc < 4.5V MCLKxn+0 Note: When the external load capacitance = 30pF. (m = 0 to 15, n = 1 to 16) Max 10 20 MCLKxn+10 MCLKxn+20 Unit ns ns tCYCLE MCLK MCSX[7:0] MALE Address MAD [24:0] Address MOEX MDQM [1:0] MWEX MADATA[15:0] Address RD tALE - CHMADV DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Address WD tALE - CHMADV tCHMADH 79 r1.0 MB9B110R Series Multiplexed Bus Access Synchronous SRAM Mode (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol tCHAL MALE delay time tCHAH Pin name Conditions MCLK ALE Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V MCLK Multiplexed tCHMADV Address delay time MCLK MADATA[15:0] MCLK Multiplexed tCHMADX Data output time Note: When the external load capacitance = 30pF. Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Min Value Max Unit Remarks 9 12 9 12 ns ns ns ns 1 tOD ns 1 tOD ns 1 1 tCYCLE MCLK MCSX[7:0] tCHAH MALE tCHAL MAD [24:0] Address Address MOEX MDQM [1:0] MWEX MADATA[15:0] tCHMADV Address Address RD tCHMADV 80 FUJITSU SEMICONDUCTOR CONFIDENTIAL WD tCHMADX DS706-00028-1v0-E r1.0 MB9B110R Series NAND Flash Mode (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40C to +85C) Parameter Symbol Pin name Conditions Value Min MNREX Vcc 4.5V tNREW MNREX MCLKxn-3 Min pulse width Vcc < 4.5V MNREX Data setup Vcc 4.5V 20 tDS - NRE MADATA[15:0] Vcc < 4.5V MNREX time 38 MNREX MNREX Vcc 4.5V tDH - NRE 0 MADATA[15:0] Vcc < 4.5V Data hold time MNALE MNALE Vcc 4.5V MCLKxm-9 tALEH - NWEL MNWEX MNWEX delay time Vcc < 4.5V MCLKxm-12 MNALE MNALE Vcc 4.5V MCLKxm-9 tALEL - NWEL MNWEX MNWEX delay time Vcc < 4.5V MCLKxm-12 MNCLE MNCLE Vcc 4.5V MCLKxm-9 tCLEH - NWEL MNWEX MNWEX delay time Vcc < 4.5V MCLKxm-12 MNCLE MNWEX Vcc 4.5V tNWEH - CLEL 0 MNWEX MNCLE delay time Vcc < 4.5V MNWEX Vcc 4.5V tNWEW MNWEX MCLKxn-3 Min pulse width Vcc < 4.5V MNWEX MNWEX Vcc 4.5V -9 tNWEL - DV MADATA[15:0] Vcc < 4.5V Data delay time -12 MNWEX MNWEX Vcc 4.5V tNWEH - DX 0 MADATA[15:0] Vcc < 4.5V Data hold time Note: When the external load capacitance = 30pF. (m=0 to 15, n=1 to 16) DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL Max Unit - ns - ns - ns MCLKxm+9 MCLKxm+12 MCLKxm+9 MCLKxm+12 MCLKxm+9 MCLKxm+12 MCLKxm+9 MCLKxm+12 +9 +12 MCLKxm+9 MCLKxm+12 ns ns ns ns ns ns ns 81 r1.0 MB9B110R Series NAND Flash Read tCYCLE MCLK VOH VOH tNREW MNREX VOH VOL tDS-NRE MADATA[15:0] VIH VIL 82 FUJITSU SEMICONDUCTOR CONFIDENTIAL Read tDH-NRE VIH VIL DS706-00028-1v0-E r1.0 MB9B110R Series NAND Flash Address Write tCYCLE MCLK VOH VOH tALEH-NWEL MNALE VOH MNCLE tNWEW MNWEX VOL VOH tNWEL-DV MADATA[15:0] VOH VOL tNWEH-DX Write VOH VOL NAND Flash Command Write tCYCLE MCLK VOH VOH tALEL-NWEL MNALE VOL tCLEH-NWEL MNCLE tNWEH-CLEL VOH MNWEX VOL tNWEW VOL tNWEL-DV MADATA[15:0] DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL VOH VOL VOH tNWEH-DX Write VOH VOL 83 r1.0 MB9B110R Series External Ready Input Timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol MCLK MRDY input setup time tRDYI Pin name Conditions MCLK MRDY Value Min Vcc 4.5V 19 Vcc < 4.5V 37 Max - Unit Remarks ns When RDY is input *** MCLK Over 2cycle Original MOEX MWEX tRDYI MRDY When RDY is released MCLK *** *** 2 cycle Extended MOEX MWEX MRDY tRDYI 0.5xVCC 84 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series (8) Base Timer Input Timing Timer input timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Input pulse width Symbol Pin name Conditions tTIWH tTIWL TIOAn/TIOBn (when using as ECK, TIN) - tTIWH Value Min Max 2tCYCP - Unit Remarks ns tTIWL ECK VIHS TIN VIHS VILS VILS Trigger input timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Input pulse width Symbol Pin name Conditions tTRGH tTRGL TIOAn/TIOBn (when using as TGIN) - tTRGH TGIN VIHS Value Min Max 2tCYCP - Unit Remarks ns tTRGL VIHS VILS VILS Note: tCYCP indicates the APB bus clock cycle time. About the APB bus number which Base Timer is connected to, see "BLOCK DIAGRAM" in this data sheet. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 85 r1.0 MB9B110R Series (9) UART Timing Synchronous serial (SPI = 0, SCINV = 0) (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin Conditions name Serial clock cycle time tSCYC SCK SOT delay time tSLOVI SIN SCK setup time tIVSHI SCK SIN hold time tSHIXI Serial clock "L" pulse width tSLSH SCKx Serial clock "H" pulse width tSHSL SCKx SCK SOT delay time tSLOVE SIN SCK setup time tIVSHE SCK SIN hold time tSHIXE SCK fall time SCK rise time tF tR SCKx SCKx SOTx Internal shift clock SCKx operation SINx SCKx SINx SCKx External shift SOTx clock SCKx operation SINx SCKx SINx SCKx SCKx Vcc < 4.5V Min Max Vcc 4.5V Min Max Unit 4tcycp - 4tcycp - ns -30 +30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns - ns - ns 2tcycp 10 tcycp + 10 - 2tcycp 10 tcycp + 10 - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns Notes: The above characteristics apply to CLK synchronous mode. tCYCP indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data sheet. These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed. When the external load capacitance = 30pF. 86 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series tSCYC VOH SCK VOL VOL tSLOVI VOH VOL SOT tIVSHI SIN tSHIXI VIH VIL VIH VIL MS bit = 0 tSLSH SCK VIH tF SOT SIN tSHSL VIL VIL VIH VIH tR tSLOVE VOH VOL tIVSHE VIH VIL tSHIXE VIH VIL MS bit = 1 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 87 r1.0 MB9B110R Series Synchronous serial (SPI = 0, SCINV = 1) (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin Conditions name Serial clock cycle time tSCYC SCK SOT delay time tSHOVI SIN SCK setup time tIVSLI SCK SIN hold time tSLIXI Serial clock "L" pulse width tSLSH SCKx Serial clock "H" pulse width tSHSL SCKx SCK SOT delay time tSHOVE SIN SCK setup time tIVSLE SCK SIN hold time tSLIXE SCK fall time SCK rise time tF tR SCKx SCKx SOTx Internal shift clock SCKx operation SINx SCKx SINx SCKx External shift SOTx clock SCKx operation SINx SCKx SINx SCKx SCKx Vcc < 4.5V Min Max Vcc 4.5V Min Max Unit 4tcycp - 4tcycp - ns -30 +30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns - ns - ns 2tcycp 10 tcycp + 10 - 2tcycp 10 tcycp + 10 - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns Notes: The above characteristics apply to CLK synchronous mode. tCYCP indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data sheet. These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed. When the external load capacitance = 30pF. 88 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series tSCYC VOH SCK VOH VOL tSHOVI VOH VOL SOT tIVSLI VIH VIL SIN tSLIXI VIH VIL MS bit = 0 tSHSL SCK VIL tR SOT tSLSH VIH VIH VIL VIL tF tSHOVE VOH VOL tIVSLE VIH VIL SIN tSLIXE VIH VIL MS bit = 1 DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 89 r1.0 MB9B110R Series Synchronous serial (SPI = 1, SCINV = 0) (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin Conditions name Serial clock cycle time tSCYC SCK SOT delay time tSHOVI SIN SCK setup time tIVSLI SCK SIN hold time tSLIXI SOT SCK delay time tSOVLI Serial clock "L" pulse width tSLSH SCKx Serial clock "H" pulse width tSHSL SCKx SCK SOT delay time tSHOVE SIN SCK setup time tIVSLE SCK SIN hold time tSLIXE SCK fall time SCK rise time tF tR SCKx SCKx SOTx SCKx Internal shift clock SINx operation SCKx SINx SCKx SOTx SCKx External shift SOTx clock SCKx operation SINx SCKx SINx SCKx SCKx Vcc < 4.5V Min Max Vcc 4.5V Min Max Unit 4tcycp - 4tcycp - ns -30 +30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns - ns - ns - ns 2tcycp 30 2tcycp 10 tcycp + 10 - 2tcycp 30 2tcycp 10 tcycp + 10 - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns Notes: The above characteristics apply to CLK synchronous mode. tCYCP indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data sheet. These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed. When the external load capacitance = 30pF. 90 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series tSCYC VOH SCK SOT VOL tSOVLI VOH VOL VOH VOL tIVSLI tSLIXI VIH VIL SIN VOL tSHOVI VIH VIL MS bit = 0 tSLSH SCK VIH tR VIH tSHOVE VOH VOL VOH VOL tIVSLE SIN VIH VIL tF * SOT VIL tSHSL tSLIXE VIH VIL VIH VIL MS bit = 1 *: Changes when writing to TDR register DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 91 r1.0 MB9B110R Series Synchronous serial (SPI = 1, SCINV = 1) (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin Conditions name Vcc < 4.5V Min Max Vcc 4.5V Min Max Unit Serial clock cycle time tSCYC SCKx 4tcycp - 4tcycp - ns SCK SOT delay time tSLOVI SCKx SOTx -30 +30 - 20 + 20 ns SIN SCK setup time tIVSHI 50 - 30 - ns SCK SIN hold time tSHIXI 0 - 0 - ns SOT SCK delay time tSOVHI - ns Serial clock "L" pulse width tSLSH SCKx - ns Serial clock "H" pulse width tSHSL SCKx - ns SCK SOT delay time tSLOVE SIN SCK setup time tIVSHE SCK SIN hold time tSHIXE SCK fall time SCK rise time tF tR SCKx Internal shift clock SINx operation SCKx SINx SCKx SOTx SCKx External shift SOTx clock SCKx operation SINx SCKx SINx SCKx SCKx 2tcycp 30 2tcycp 10 tcycp + 10 - 2tcycp 30 2tcycp 10 tcycp + 10 - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns Notes: The above characteristics apply to CLK synchronous mode. tCYCP indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data sheet. These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed. When the external load capacitance = 30pF. 92 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series tSCYC VOH SCK VOH VOL tSOVHI tSLOVI VOH VOL SOT VOH VOL tSHIXI tIVSHI VIH VIL SIN VIH VIL MS bit = 0 tSHSL tR SCK tSLSH VIH VIH VIL tF VIL VIL VIH tSLOVE SOT VOH VOL VOH VOL tIVSHE tSHIXE VIH VIL SIN VIH VIL MS bit = 1 External clock (EXT = 1) : asynchronous only (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Value Symbol Conditions Serial clock "L" pulse width Serial clock "H" pulse width SCK fall time SCK rise time tSLSH tSHSL tF tR CL = 30pF tR SCK VIL Min Max tcycp + 10 tcycp + 10 - 5 5 tSHSL VIH DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL VIL ns ns ns ns tF tSLSH VIH Unit Remarks VIL VIH 93 r1.0 MB9B110R Series (10) External Input Timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin name Value Unit Min Max Conditions Remarks A/D converter trigger input 2tCYCP*1 ns Free-run timer input FRCKx clock tINH, Input pulse width ICxx Input capture tINL Wave form DTTIxX 2tCYCP*1 ns generator INT00 to INT15, 2tCYCP + 100*1 ns External interrupt NMIX 500*2 ns NMI *1 : tCYCP indicates the APB bus clock cycle time except stop when in stop mode, in timer mode. About the APB bus number which A/D converter, Multi-function Timer, External interrupt is connected to, see "BLOCK DIAGRAM" in this data sheet. *2 : When in stop mode, in timer mode. ADTG tINH VILS tINL VILS 94 FUJITSU SEMICONDUCTOR CONFIDENTIAL VIHS VIHS DS706-00028-1v0-E r1.0 MB9B110R Series (11) Quadrature Position/Revolution Counter timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Value Conditions Min Max Unit AIN pin "H" width tAHL AIN pin "L" width tALL BIN pin "H" width tBHL BIN pin "L" width tBLL PC_Mode2 or BIN rise time from tAUBU PC_Mode3 AIN pin "H" level PC_Mode2 or AIN fall time from tBUAD PC_Mode3 BIN pin "H" level PC_Mode2 or BIN fall time from tADBD PC_Mode3 AIN pin "L" level PC_Mode2 or AIN rise time from tBDAU PC_Mode3 BIN pin "L" level PC_Mode2 or AIN rise time from 2tCYCP* ns tBUAU PC_Mode3 BIN pin "H" level PC_Mode2 or BIN fall time from tAUBD PC_Mode3 AIN pin "H" level PC_Mode2 or AIN fall time from tBDAD PC_Mode3 BIN pin "L" level PC_Mode2 or BIN rise time from tADBU PC_Mode3 AIN pin "L" level ZIN pin "H" width tZHL QCR:CGSC="0" ZIN pin "L" width tZLL QCR:CGSC="0" AIN/BIN rise and fall time tZABE QCR:CGSC="1" from determined ZIN level Determined ZIN level from tABEZ QCR:CGSC="1" AIN/BIN rise and fall time *: tCYCP indicates the APB bus clock cycle time except stop when in stop mode, in timer mode. About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "BLOCK DIAGRAM" in this data sheet. tAHL tALL AIN tAUBU tBUAD tADBD tBDAU BIN tBHL tBLL DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 95 r1.0 MB9B110R Series tBHL tBLL BIN tBUAU tAUBD tBDAD tADBU AIN tAHL tALL tZHL ZIN tZLL ZIN tABEZ tZABE AIN/BIN 96 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 2 (12) I C Timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Conditions High-speed Unit Remarks mode Max Min Max Typical mode Parameter Symbol SCL clock frequency (Repeated) START condition hold time SDA SCL SCLclock "L" width SCLclock "H" width (Repeated) START setup time SCL SDA Data hold time SCL SDA Data setup time SDA SCL STOP condition setup time SCL SDA Bus free time between "STOP condition" and "START condition" fSCL 0 100 0 tHDSTA 4.0 - 0.6 - s tLOW tHIGH 4.7 4.0 - 1.3 0.6 - s s 4.7 - 0.6 - s 0 3.45*2 0 tSUDAT 250 - 100 - ns tSUSTO 4.0 - 0.6 - s tBUF 4.7 - 1.3 - s Min tSUSTA tHDDAT CL = 30pF, R = (Vp/IOL)*1 400 kHz 0.9*3 s 8MHz 2 tCYCP*4 2 tCYCP*4 ns *5 tCYCP 40MHz 40MHz < Noise filter tSP 3 tCYCP*4 3 tCYCP*4 ns *5 tCYCP 60MHz 60MHz < 4 tCYCP*4 4 tCYCP*4 ns *5 tCYCP 72MHz *1 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and IOL indicates VOL guaranteed current. *2 : The maximum tHDDAT must satisfy that it does not extend at least "L" period (tLOW) of device's SCL signal. *3 : A high-speed mode I2C bus device can be used on a standard mode I2C bus system as long as the device satisfies the requirement of "tSUDAT 250 ns". *4 : tCYCP is the APB bus clock cycle time. About the APB bus number that I2C is connected to, see "BLOCK DIAGRAM" in this data sheet. To use I2C, set the peripheral bus clock at 8 MHz or more. *5 : The number of the steps of the noise filter can be changed by register settings. Change the number of the noise filter steps according to APB2 bus clock frequency. DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL 97 r1.0 MB9B110R Series SDA tSUDAT tLOW tSUSTA tBUF SCL tHDSTA tHDDAT tHIGH 98 FUJITSU SEMICONDUCTOR CONFIDENTIAL tHDSTA tSP tSUSTO DS706-00028-1v0-E r1.0 MB9B110R Series (13) ETM Timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Data hold TRACECLK frequency Pin name Conditions tETMH TRACECLK TRACED[3:0] Vcc 4.5V 2 9 Vcc < 4.5V 2 15 Vcc 4.5V - 50 MHz Vcc < 4.5V - 32 MHz Vcc 4.5V 20 - ns Vcc < 4.5V 31.25 - ns 1/ tTRACE TRACECLK TRACECLK cycle time Value Unit Min Max Symbol tTRACE Remarks ns Note: When the external load capacitance = 30pF. tCYC HCLK VOH VOH tTRACE TRACECLK TRACED[3:0] VOH VOL tETMH tETMH VOH VOL DS706-00028-1v0-E FUJITSU SEMICONDUCTOR CONFIDENTIAL VOH VOH VOL 99 r1.0 MB9B110R Series (14) JTAG Timing (Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40C to + 85C) Parameter Symbol Pin name Conditions TCK, TMS, TDI TCK, TMS, TDI Vcc 4.5V Vcc < 4.5V Vcc 4.5V Vcc < 4.5V Vcc 4.5V TMS, TDI setup time tJTAGS TMS, TDI hold time tJTAGH TDO delay time tJTAGD TCK, TDO Vcc < 4.5V Value Min Max Unit 15 - ns 15 - ns - 25 - 45 Remarks ns Note: When the external load capacitance = 30pF. TCK VOH VOL tJTAGS VOH VOL TMS/TDI tJTAGH VOH VOL tJTAGD TDO 100 FUJITSU SEMICONDUCTOR CONFIDENTIAL VOH VOL DS706-00028-1v0-E r1.0 MB9B110R Series 5. 12-bit A/D Converter Electrical Characteristics for the A/D Converter (Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, Ta = - 40C to + 85C) Parameter Resolution Linearity error Differential linearity error Zero transition voltage Full-scale transition voltage Conversion time Sampling time Compare clock cycle*3 State transition time to operation permission Power supply current (analog + digital) Reference power supply current (between AVRH to AVSS) Min Value Typ Max - 4.5 - 2.5 - 12 + 4.5 + 2.5 bit LSB LSB - 20 - + 20 mV AVRH - 20 - 1.0*1 *2 *2 - - s Tcck 50 - 10000 ns Tstt 1.0 - - s AVCC - 0.47 0.06 0.62 25 - 1.1 1.96 - 0.06 4 12.9 Pin name AN0 to AN15 AN0 to AN15 Ts AVRH Analog input capacity Cin - - Analog input resistance Rin - - Interchannel disparity Unit Remarks AVRH = 2.7V to 5.5V AVRH + 20 mV 2 3.8 4 ns AVcc 4.5V AVcc 4.5V AVcc < 4.5V AVcc 4.5V AVcc < 4.5V mA A/D 1unit operation A When A/D stop A/D 1unit operation mA AVRH=5.5V A When A/D stop pF k AVcc 4.5V AVcc < 4.5V LSB AN0 to 5 A Analog port input current AN15 AN0 to AVSS AVRH V Analog input voltage AN15 Reference voltage AVRH AVSS AVCC V *1: Conversion time is the value of sampling time (Ts) + compare time (Tc). The condition of the minimum conversion time is when the value of sampling time: 0.3s, the value of sampling time: 700ns (AVcc 4.5V). Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck). For setting*4 of sampling time and compare clock cycle, see "Chapter:12-bit A/D Converter" in "FM3 MB9Axxx/MB9Bxxx Series PERIPHERAL MANUAL". A/D Converter register is set at APB bus clock timing. Sampling and compare clock is set at Base clock (HCLK). *2: A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1). *3: Compare time (Tc) is the value of (Equation 2). *4: The register setting of the A/D Converter is reflected by the timing of the APB bus clock. Sampling clock and compare clock are set in base clock (HCLK). About the APB bus number which A/D Converter is connected to, see "BLOCK DIAGRAM" in this data sheet. DS706-00028-1v0-E 101 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series Rext AN0 to AN15 Analog input pin Comparator Rin Analog signal source Cin (Equation 1) Ts ( Rin + Rext ) x Cin x 9 Ts : Sampling time Rin : input resistance of A/D = 2k at 4.5 < AVCC < 5.5 input resistance of A/D = 3.8k at 2.7 < AVCC < 4.5 Cin : input capacity of A/D = 12.9pF at 2.7 < AVCC < 5.5 Rext : Output impedance of external circuit (Equation 2) Tc = Tcck x 14 Tc : Compare time Tcck : Compare clock cycle 102 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series Definition of 12-bit A/D Converter Terms Resolution Linearity error : Analog variation that is recognized by an A/D converter. : Deviation of the line between the zero-transition point (0b000000000000 0b000000000001) and the full-scale transition point (0b111111111110 0b111111111111) from the actual conversion characteristics. Differential linearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB. Linearity error 0xFFF Actual conversion characteristics 0xFFE Actual conversion characteristics 0x(N+1) {1 LSB(N-1) + VOT} VFST VNT 0x004 (Actuallymeasured value) (Actually-measured value) 0x003 Digital output Digital output 0xFFD Differential linearity error Actual conversion characteristics Ideal characteristics 0x002 0x001 0xN Ideal characteristics (Actually-measured value) VNT (Actually-measured value) 0x(N-2) VOT (Actually-measured value) AVss V(N+1)T 0x(N-1) Actual conversion characteristics AVRH AVss AVRH Analog input Linearity error of digital output N = Analog input VNT - {1LSB x (N - 1) + VOT} 1LSB Differential linearity error of digital output N = : : : : - 1 [LSB] VFST - VOT 4094 1LSB = N VOT VFST VNT V(N + 1) T - VNT 1LSB [LSB] A/D converter digital output value. Voltage at which the digital output changes from 0x000 to 0x001. Voltage at which the digital output changes from 0xFFE to 0xFFF. Voltage at which the digital output changes from 0x(N - 1) to 0xN. DS706-00028-1v0-E 103 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series 6. Low-Voltage Detection Characteristics (1) Low-Voltage Detection Reset (Ta = - 40C to + 85C) Parameter Detected voltage Released voltage Symbol Conditions VDL VDH - Min Value Typ Max 2.25 2.30 2.45 2.50 Min Value Typ Max 2.65 2.70 Unit V V Remarks When voltage drops When voltage rises (2) Interrupt of Low-Voltage Detection (Ta = - 40C to + 85C) Parameter Symbol Conditions Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH LVD stabilization wait time TLVDW SVHI = 0000 SVHI = 0001 SVHI = 0010 SVHI = 0011 SVHI = 0100 SVHI = 0111 SVHI = 1000 SVHI = 1001 Unit 2.58 2.67 2.76 2.85 2.94 3.04 3.31 3.40 3.40 3.50 3.68 3.77 3.77 3.86 3.86 3.96 2.8 2.9 3.0 3.1 3.2 3.3 3.6 3.7 3.7 3.8 4.0 4.1 4.1 4.2 4.2 4.3 3.02 3.13 3.24 3.34 3.45 3.56 3.88 3.99 3.99 4.10 4.32 4.42 4.42 4.53 4.53 4.64 V V V V V V V V V V V V V V V V - - 2240 x tcycp* s - Remarks When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises *: tCYCP indicates the APB2 bus clock cycle time. 104 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 7. MainFlash Memory Write/Erase Characteristics (Vcc = 2.7V to 5.5V, Ta = - 40C to + 85C) Parameter Large Sector Sector erase time Small Sector Min - Value Typ Max 0.7 3.7 0.3 1.1 Unit s Half word (16-bit) write time - 12 384 s Chip erase time - 8 38.4 s Remarks Includes write time prior to internal erase Not including system-level overhead time Includes write time prior to internal erase Erase/write cycles and data hold time Erase/write cycles (cycle) Data hold time (year) 1,000 20* Remarks 10,000 10* 100,000 5* *: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85C) . 8. WorkFlash Memory Write/Erase Characteristics (Vcc = 2.7V to 5.5V, Ta = - 40C to + 85C) Parameter Large Sector Sector erase time Small Sector Min - Value Typ Max 0.7 3.7 0.3 1.1 Unit s Half word (16-bit) write time - 12 384 s Chip erase time - 1.2 6 s Remarks Includes write time prior to internal erase Not including system-level overhead time Includes write time prior to internal erase Erase/write cycles and data hold time Erase/write cycles (cycle) Data hold time (year) 1,000 20* Remarks 10,000 10* *: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85C) . DS706-00028-1v0-E 105 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series ORDERING INFORMATION Part number Package MB9BF112NPF Plastic x QFP 100-pin (0.65mm pitch), (FPT-100P-M36) MB9BF114NPF MB9BF115NPF MB9BF116NPF MB9BF112NPMC MB9BF114NPMC MB9BF115NPMC Plastic x LQFP 100-pin (0.5mm pitch), (FPT-100P-M20*/M23) MB9BF116NPMC MB9BF112RPMC MB9BF114RPMC MB9BF115RPMC Plastic x LQFP 120-pin (0.5mm pitch), (FPT-120P-M21*/M37) MB9BF116RPMC MB9BF112NBGL MB9BF114NBGL MB9BF115NBGL Plastic x PFBGA 112-pin (0.8mm pitch), (BGA-112P-M04) MB9BF116NBGL * : ES product only 106 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series PACKAGE DIMENSIONS 100-pin plastic LQFP Lead pitch 0.50 mm Package width x package length 14.0 mm x 14.0 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.70 mm Max Weight 0.65 g Code (Reference) P-LFQFP100-14x14-0.50 (FPT-100P-M20) 100-pin plastic LQFP (FPT-100P-M20) Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 16.000.20(.630.008)SQ *14.000.10(.551.004)SQ 51 75 76 50 0.08(.003) Details of "A" part +0.20 26 100 "A" 1 25 0.50(.020) C +.008 1.50 -0.10 .059 -.004 (Mounting height) INDEX 0.20 0.05 (.008 .002) 0.08(.003) M 0.1450.055 (.006 .002) 2005 -2010 FUJITSU SEMICONDUCTOR LIMITED F100031S-c-3-5 0~8 0.50 0.20 (.020 .008) 0.60 0.15 (.024 .006) 0.10 0.10 (.004 .004) (Stand off) 0.25(.010) Dimensions in mm (inches). Note: The values in parentheses are reference values Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ DS706-00028-1v0-E 107 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series 100-pin plastic LQFP Lead pitch 0.50 mm Package width x package length 14.00 mm x 14.00 mm Lead shape Gullwing Lead bend direction Normal bend Sealing method Plastic mold Mounting height 1.70 mm MAX Weight 0.65 g (FPT-100P-M23) 100-pin plastic LQFP (FPT-100P-M23) Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 16.000.20(.630.008)SQ *14.000.10(.551.004)SQ 75 51 76 50 0.08(.003) Details of "A" part 1.50 +0.20 - 0.10 (.059+.008 -.004) (Mounting height) INDEX 100 26 "A" 1 C 0.600.15 (.024.006) 25 0.50(.020) 0.220.05 (.009.002) 0.08(.003) 0~8 0.500.20 (.020.008) M 0.100.10 (.004.004) (Stand off) 0.25(.010) 0.1450.055 (.006.002) 2009-2010 FUJITSU SEMICONDUCTOR LIMITED F100034S-c-3-4 Dimensions in mm (inches). Note:The values in parentheses are reference values. Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ 108 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 120-pin plastic LQFP Lead pitch 0.50 mm Package width x package length 16.0 x 16.0 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.70 mm MAX Weight 0.88 g Code (Reference) P-LFQFP120-16x16-0.50 (FPT-120P-M21) 120-pin plastic LQFP (FPT-120P-M21) Note 1) * : These dimensions do not include resin protrusion. Resin protrusion is +0.25(.010) MAX(each side). Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 18.000.20(.709.008)SQ * 16.00 +0.40 -0.10 .630 +.016 -.004 SQ 90 61 91 60 0.08(.003) Details of "A" part 1.50 .059 +0.20 -0.10 +.008 -.004 (Mounting height) INDEX 120 LEAD No. 31 1 30 0.50(.020) C 0~8 "A" 0.220.05 (.009.002) 0.08(.003) M 0.145 .006 2002-2010 FUJITSU SEMICONDUCTOR LIMITED F120033S-c-4-7 +0.05 -0.03 +.002 -.001 0.600.15 (.024.006) 0.100.05 (.004.002) (Stand off) 0.25(.010) Dimensions in mm (inches). Note: The values in parentheses are reference values. Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ DS706-00028-1v0-E 109 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series 120-pin plastic LQFP Lead pitch 0.50 mm Package width x package length 16.0 mm x 16.0 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.70 mm Max Weight 0.88 g Code (Reference) P-LFQFP120-16 x 16-0.50 (FPT-120P-M37) 120-pin plastic LQFP (FPT-120P-M37) Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 18.00 0.20(.709 .008) SQ * 16.00 0.10(.630 .004) SQ 90 61 91 Details of "A" part 60 +0.20 +.008 1.50 -0.10 .059 -.004 (Mounting height) 0.25(.010) 0.08(.003) 0~8 INDEX 0.60 0.15 (.024 .006) "A" LEAD No. 1 30 0.50(.020) C 0.10 0.05 (.004 .002) (Stand off) 31 120 0.22 0.05 (.009 .002) 0.08(.003) +0.05 0.145-0.03 ( .006+.002 -.001 ) M 2010 FUJITSU SEMICONDUCTOR LIMITED F120037Sc(1)-1-1 Dimensions in mm (inches). Note: The values in parentheses are reference values Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ 110 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series 100-pin plastic QFP Lead pitch 0.65 mm Package width x package length 14.00 mm x 20.00 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 3.35 mm MAX Code (Reference) P-QFP100-14 x 20-0.65 (FPT-100P-M36) 100-pin plastic QFP (FPT-100P-M36) Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 23.900.40(.941.016) * 20.000.20(.787.008) 80 51 81 50 0.10(.004) 17.90 0.40 (.705.016) *14.000.20 (.551.008) INDEX Details of "A" part 100 1 30 0.65(.026) 0.32 0.05 (.013.002) 0.13(.005) M "A" C 0.25(.010) +0.35 3.00 -0.20 +.014 .118 -.008 (Mounting height) 0~8 31 2011 FUJITSU SEMICONDUCTOR LIMITED HMbF100-36Sc-1-1 0.17 0.06 (.007 . 002) 0.80 0.20 (.031 . 008) 0.88 0.15 (.035 . 006) 0.25 0.20 (.010 . 008) (Stand off) Dimensions in mm (inches). Note: The valuesin parentheses are reference values. Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ DS706-00028-1v0-E 111 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series 112-ball plastic PFBGA Ball pitch 0.80 mm Package width x package length 10.00 x 10.00 mm Lead shape Soldering ball Sealing method Plastic mold Ball size 0.45 mm Mounting height 1.45 mm Max. Weight 0.22 g (BGA-112P-M04) 112-ball plastic PFBGA (BGA-112P-M04) 10.000.10(.394.004) 0.20(.008) S B 0.80(.031) REF B 11 10 9 8 7 6 5 4 3 2 0.80(.031) REF A 10.000.10 (.394.004) 1 L K J H G F (INDEX AREA) 0.350.10 (.014.004) (Stand off) 0.20(.008) S A 1.250.20 (.049.008) (Seated height) ED C B A INDEX 112-0.45010 (112-0.18.004) 0.08(.003) M S A B S 0.10(.004) S C 2003-2010 FUJITSU SEMICONDUCTOR LIMITED B112004S-c-2-3 Dimensions in mm (inches). Note: The values in parentheses are reference values. Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ 112 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r1.0 MB9B110R Series MAJOR CHANGES IN THIS EDITION A change on a page is indicated by a vertical line drawn on the left side of that page. Page Section - ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current Rating Change Results Preliminary Data Sheet Data Sheet y Corrected the value of "Power supply current Target spec". y Revised the value of "TBD". y ICC @ Normal operation (PLL) 68, 69 101 105 5. 12-bit A/D Converter y Electrical Characteristics for the A/D Converter 7. MainFlash Memory Write/Erase Characteristics 8. WorkFlash Memory Write/Erase Characteristics Typ. 95 85 mA Max. TBD 117 mA y ICC @ Normal operation (PLL) Typ. 60 52 mA Max. TBD 70 mA y ICC @ Normal operation (high-speed internal CR) Typ. 6 5 mA Max TBD 17 mA y ICC @ Normal operation (sub oscillation) Max. TBD 14 mA y ICC @ Normal operation (low-speed internal CR) Max. TBD 14 mA y ICCS @ SLEEP operation (PLL) Max. TBD 43 mA y ICCS @ SLEEP operation (high-speed internal CR) Max. TBD 16 mA y ICCS @ SLEEP operation (sub oscillation) Max. TBD 14 mA y ICCS @ SLEEP operation (low-speed internal CR) Max. TBD 14 mA y ICCH @ STOP mode (Ta=+25C) Max. TBD 3 mA y ICCH @ STOP mode (Ta=+85C) Max. TBD 12 mA y ICCT @ TIMER mode (sub oscillation) @ Ta=+25C Max. TBD 3 mA y ICCT @ TIMER mode (sub oscillation) @ Ta=+85C Max. TBD 12 mA y ICCLVD @ Low-voltage detection interrupt Max. TBD 7 mA y Electrical characteristics for the A/D converter Deleted "(Preliminary value)". y Power supply current (AVCC) @ A/D stop Max. TBD 25 A y Reference power supply current (AVRH) @ A/D stop Max. TBD 4 A Erase/write cycles and data hold time Deleted "(targeted value)". y WorkFlash Memory Write/Erase Characteristics Deleted "(Preliminary value)". y Erase/write cycles and data hold time Deleted "(targeted value)". DS706-00028-1v0-E 113 FUJITSU SEMICONDUCTOR CONFIDENTIAL r1.0 MB9B110R Series 114 FUJITSU SEMICONDUCTOR CONFIDENTIAL DS706-00028-1v0-E r3.0 MB9B110R Series DS706-00028-1v0-E 115 FUJITSU SEMICONDUCTOR CONFIDENTIAL r3.0 MB9B110R Series FUJITSU SEMICONDUCTOR LIMITED Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/ For further information please contact: North and South America FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/ Asia Pacific FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/ Europe FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/ FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel : +86-21-6146-3688 Fax : +86-21-6146-3660 http://cn.fujitsu.com/fss/ Korea FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/ FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/ Specifications are subject to change without notice. For further information please contact each office. All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners. Edited: Sales Promotion Department FUJITSU SEMICONDUCTOR CONFIDENTIAL r3.0